Characteristics subject to change without notice
1
2044 6.1 2/8/01
SMH4811A
SUMMIT
MICROELECTRONICS, Inc.
SUMMIT MICROELECTRONICS, Inc., 2000 300 Orchard City Dr., Suite 131 Campbell, CA 95008 Phone 408-378-6461 FAX 408-378-6586 www.summitmicro.com
Preliminary
l
Supply Range 20VDC to >500VDC
l
Versatile Card Insertion Detection Supports:
w
Multi-length Pin Systems
w
Card Injector Switch Sensing
w
Programmable Debounce Periods
l
Control Powering-on of DC/DC Converters
l
Highly Programmable Host Voltage Monitoring
w
Programmable Under- and Over-voltage
Detection
w
Programmable UV Filter
l
Programmable Power Good Delay for enabling
the DC/DC Converter
l
Programmable Circuit Breaker Function
w
Programmable Over-Current Filter
w
Programmable Quick-TripTM Circuit Breaker
Values
l
2.5V and 5.0V reference outputs
w
Easy Expansion of External Monitor
Functions
Distributed Power Hot-Swap Controller
FEATURES
The SMH4811A is designed to control hot swapping of
plug-in cards operating from a single supply ranging from
20V to 500V. It provides under-voltage and over-voltage
monitoring of the host power supply, drives an external
power MOSFET switch that connects the supply to the
load, and also protects against over-current conditions
that might disrupt the host supply. When the input and
output voltages to its controls are within specification, it
provides a Power Good logic output that may be used to
turn loads on (
e.g., an isolated-output DC-DC converter,
or drive a LED status light). Additional features of the
SMH4811A include: temperature sense or master enable
input, 2.5V and 5V reference outputs for expanding moni-
tor functions, two Pin-Detect enable inputs for fault protec-
tion, and duty-cycle over-current protection.
DESCRIPTION
SIMPLIFIED APPLICATION DRAWING
VDD
VSS
CBSENSE
PD1#
PD2#
UV
OV
2.5VREF
PG#
5.0VREF
2044 SAD 5.1
0V
48V
VGATE
Pin Detect
Pin Detect
DC/DC
SMH4811A
FAULT#
ENPG
Disable/Enable
2
SMH4811A
2044 6.1 2/8/01
SUMMIT MICROELECTRONICS, Inc.
Preliminary
PIN CONFIGURATION
FUNCTIONAL BLOCK DIAGRAM
RECOMMENDED OPERATING CONDITIONS
Temperature
40
C to 85
C.
DRAIN SENSE
VGATE
EN/TS
PD1#
PD2#
FAULT#
CBSENSE
V
SS
V
DD
PG#
ENPG
NC
2.5V
REF
5V
REF
OV
UV
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
2044 PCon 5.0
16-Pin SOIC
PROGRAMM-
ABLE
DELAY
PROGRAMM-
ABLE
DELAY
+
+
+
Programmable
Quick Response
Ref. Voltage
50mV
DUTY
CYCLE
TIMER
FILTER
+
+
5V
2.5V
12V
VGATE
SENSE
+
VDD
VSS
CBSENSE
EN/TS
PD1#
PD2#
UV
OV
ENPG
2.5VREF
PG#
DRAIN
SENSE
VGATE
FAULT#
5.0VREF
12VREF
2044 BD 5.2
16
3
1
4
10
8
5
9
7
2
6
11
15
12
14
50k
200k
50k
50k
3
2044 6.1 2/8/01
SMH4811A
SUMMIT MICROELECTRONICS, Inc.
Preliminary
PIN DESCRIPTIONS
DRAIN SENSE (1)
The DRAIN SENSE input monitors the voltage at the drain
of the external power MOSFET switch with respect to V
SS
.
An internal 10A source pulls the DRAIN SENSE signal
towards the 5V reference level. DRAIN SENSE must be
held below 2.5V to enable the PG outputs.
VGATE (2)
The VGATE output activates an external power MOSFET
switch. This signal supplies a constant current output
(100A typical), which allows easy adjustment of the
MOSFET turn on slew rate.
EN/TS (3)
The Enable/Temperature Sense input is the master en-
able input. If EN/TS is less than 2.5V, VGATE will be
disabled. This pin has an internal 200k
pull-up to 5V.
PD1# and PD2# (4 & 5)
These are logic level active low inputs that can optionally
be employed to enable VGATE and the PG outputs when
they are at V
SS
. These pins each have an internal 50k
pull-up to 5V.
FAULT# (6)
This is an open-drain, active-low output that indicates the
fault status of the device.
CBSENSE (7)
The circuit breaker sense input is used to detect over-
current conditions across an external, low value sense
resistor (R
S
) tied in series with the Power MOSFET. A
voltage drop of greater than 50mV across the resistor for
longer than t
CBD
will trip the circuit breaker. A program-
mable Quick-TripTM sense point is also available.
UV (9)
The UV pin is used as an under-voltage supply monitor,
typically in conjunction with an external resistor ladder.
VGATE will be disabled if UV is less than 2.5V. Program-
mable internal hysteresis is available on the UV input,
adjustable in increments of 62.5mV. Also available is a
filter delay on the UV input.
OV (10)
The OV pin is used as an over-voltage supply monitor,
typically in conjunction with an external resistor ladder.
VGATE will be disabled if OV is greater than 2.5V. A filter
delay is available on the OV input.
5.0VREF & 2.5VREF (11 & 12)
These are precision 5V and 2.5V output reference volt-
ages that may be use to expand the logic input functions
on the SMH4803A. The reference outputs are with re-
spect to V
SS
.
ENPG (14)
This is an active high input that controls the PG# output.
When ENPG is pulled low the PG# output is immediately
placed in a high impedance state. This pin has an internal
50k
pull-up to 5V.
PG# (15)
The PG# pin is an open-drain, active-low output with no
internal pull-up resistor. It can be used to switch a load or
enable a DC/DC converter. PG# is enabled immediately
after VGATE reaches V
DD
V
GT
and the DRAIN SENSE
voltage is less than 2.5V. Voltage on these pins cannot
exceed 12V, as referenced to V
SS.
V
DD
(16)
V
DD
is the positive supply connection. An internal shunt
regulator limits the voltage on this pin to approximately
12V with respect to VSS. A resistor must be placed in
series with the V
DD
pin to limit the regulator current (R
D
in
the application illustrations).
V
SS
(8)
V
SS
is connected to the negative side of the supply.
4
SMH4811A
2044 6.1 2/8/01
SUMMIT MICROELECTRONICS, Inc.
Preliminary
2044 Prog Table
*COMMENT
Stresses listed under Absolute Maximum Ratings may cause perma-
nent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions
outside those listed in the operational sections of this specification is not
implied. Exposure to any absolute maximum rating for extended
periods may affect device performance and reliability.
Temperature Under Bias ...................... 55C to 125C
Storage Temperature ........................... 65C to 150C
Lead Solder Temperature (10 secs) ................... 300 C
Terminal Voltage with Respect to V
SS
:
V
DD
................................. 0.5V to V
DD
OV, UV, DRAIN SENSE,
CBSENSE ........... 0.5V to V
DD
+0.5V
PD1#, PD2#, ENPG, EN/TS ......... 10V
FAULT#, PG# ........ 0.5V to V
DD
+0.5V
VGATE ................................ V
DD
+0.5V
ABSOLUTE MAXIMUM RATINGS*
AC OPERATING CHARACTERISTICS
l
o
b
m
y
S
n
o
i
t
p
i
r
c
s
e
D
.
n
i
M
.
p
y
T
.
x
a
M
s
t
i
n
U
t
D
B
C
)
r
e
t
li
f
(
y
a
l
e
D
r
e
k
a
e
r
B
t
i
u
c
r
i
C
V
m
0
5
0
0
4
s
0
5
1
s
*
0
5
s
5
s
t
D
G
P
y
a
l
e
D
d
o
o
G
r
e
w
o
P
e
l
b
a
m
m
a
r
g
o
r
P
0
5
s
0
5
2
s
0
0
5
s
5
.
1
s
m
*
5
s
m
0
2
s
m
0
8
s
m
0
6
1
s
m
t
N
D
T
H
S
T
S
F
f
f
o
E
T
A
G
V
o
t
t
l
u
a
f
m
o
r
f
y
a
l
e
d
n
w
o
D
t
u
h
S
t
s
a
F
0
0
2
s
n
t
C
Y
C
e
m
i
t
e
d
o
m
e
l
c
y
c
r
e
k
a
e
r
b
t
i
u
c
r
i
C
*
5
.
2
s
t
F
V
U
P
r
e
t
li
f
e
g
a
t
l
o
V
-
r
e
d
n
U
e
l
b
a
m
m
a
r
g
o
r
P
*
f
f
O
--
5
s
m
0
8
s
m
0
6
1
s
m
t
D
D
P
y
a
l
e
D
t
c
e
t
e
D
n
i
P
e
l
b
a
m
m
a
r
g
o
r
P
5
.
0
s
m
5
s
m
*
0
8
s
m
0
6
1
s
m
Note:
*
Indicates default value
5
2044 6.1 2/8/01
SMH4811A
SUMMIT MICROELECTRONICS, Inc.
Preliminary
DC OPERATING CHARACTERISTICS
(Over Recommended Operating Conditions; Voltages are relative to V
SS
)
2044 Elect Table
l
o
b
m
y
S
r
e
t
e
m
a
r
a
P
s
n
o
i
t
i
d
n
o
C
.
n
i
M
.
p
y
T
.
x
a
M
s
t
i
n
U
V
D
D
e
g
a
t
l
o
v
y
l
p
p
u
S
I
D
D
A
m
3
=
1
1
2
1
3
1
V
F
E
R
V
0
.
5
t
u
p
t
u
o
e
c
n
e
r
e
f
e
r
V
5
I
D
D
A
m
3
=
5
7
.
4
0
0
.
5
5
2
.
5
V
I
5
D
A
O
L
t
n
e
r
r
u
c
t
u
p
t
u
o
e
c
n
e
r
e
f
e
r
V
5
I
D
D
A
m
3
=
1
1
A
m
F
E
R
V
5
.
2
t
u
p
t
u
o
e
c
n
e
r
e
f
e
r
V
5
.
2
I
D
D
A
m
3
=
)
1
(
5
7
4
.
2
0
0
5
.
2
5
2
5
.
2
V
I
D
D
A
m
3
=
5
2
4
.
2
0
0
5
.
2
5
7
5
.
2
V
I
5
.
2
D
A
O
L
t
n
e
r
r
u
c
t
u
p
t
u
o
e
c
n
e
r
e
f
e
r
V
5
.
2
I
D
D
A
m
3
=
2
.
0
1
A
m
I
D
D
t
n
e
r
r
u
c
y
l
p
p
u
s
r
e
w
o
P
d
e
l
b
a
n
e
t
u
p
t
u
O
2
0
1
A
m
V
V
U
d
l
o
h
s
e
r
h
t
e
g
a
t
l
o
V
-
r
e
d
n
U
I
D
D
A
m
3
=
)
1
(
5
7
4
.
2
0
0
5
.
2
5
2
5
.
2
V
I
D
D
A
m
3
=
5
2
4
.
2
0
0
5
.
2
5
7
5
.
2
V
V
T
S
Y
H
V
U
s
i
s
e
r
e
t
s
y
h
e
g
a
t
l
o
V
-
r
e
d
n
U
I
D
D
A
m
3
=
0
1
V
m
V
V
O
d
l
o
h
s
e
r
h
t
e
g
a
t
l
o
V
-
r
e
v
O
I
D
D
A
m
3
=
)
1
(
5
7
4
.
2
0
0
5
.
2
5
2
5
.
2
V
I
D
D
A
m
3
=
5
2
4
.
2
0
0
5
.
2
5
7
5
.
2
V
V
T
S
Y
H
V
O
s
i
s
e
r
e
t
s
y
h
e
g
a
t
l
o
V
-
r
e
v
O
I
D
D
A
m
3
=
0
1
V
m
V
E
T
A
G
V
e
g
a
t
l
o
v
t
u
p
t
u
o
E
T
A
G
V
V
D
D
V
I
E
T
A
G
V
t
u
p
t
u
o
t
n
e
r
r
u
c
E
T
A
G
V
0
0
1
A
V
E
S
N
E
S
d
l
o
h
s
e
r
h
t
E
S
N
E
S
N
I
A
R
D
I
D
D
A
m
3
=
)
1
(
5
7
4
.
2
0
0
5
.
2
5
2
5
.
2
V
I
D
D
A
m
3
=
5
2
4
.
2
0
0
5
.
2
5
7
5
.
2
V
I
E
S
N
E
S
t
u
p
t
u
o
t
n
e
r
r
u
c
E
S
N
E
S
N
I
A
R
D
V
E
S
N
E
S
V
=
S
S
)
1
(
9
0
1
1
1
A
V
B
C
d
l
o
h
s
e
r
h
t
r
e
k
a
e
r
b
t
i
u
c
r
i
C
I
D
D
A
m
3
=
0
4
0
5
0
6
V
m
V
B
C
Q
t
i
u
c
r
i
c
p
i
r
T
k
c
i
u
Q
e
l
b
a
m
m
a
r
g
o
r
P
d
l
o
h
s
e
r
h
t
r
e
k
a
e
r
b
0
0
2
V
m
0
0
1
V
m
0
6
V
m
f
f
O
--
V
S
T
N
E
d
l
o
h
s
e
r
h
t
S
T
/
N
E
I
D
D
A
m
3
=
)
1
(
5
7
4
.
2
0
0
5
.
2
5
2
5
.
2
V
I
D
D
A
m
3
=
5
2
4
.
2
0
0
5
.
2
5
7
5
.
2
V
V
T
S
Y
H
S
T
N
E
s
i
s
e
r
e
t
s
y
h
S
T
/
N
E
I
D
D
A
m
3
=
0
1
V
m
V
H
I
G
P
N
E
:
e
g
a
t
l
o
v
h
g
i
h
t
u
p
n
I
2
F
E
R
V
0
.
5
V
V
L
I
G
P
N
E
:
e
g
a
t
l
o
v
w
o
l
t
u
p
n
I
1
.
0
8
.
0
V
V
L
O
#
T
L
U
A
F
:
e
g
a
t
l
o
v
w
o
l
t
u
p
t
u
O
I
L
O
A
m
2
=
0
4
.
0
V
#
G
P
:
e
g
a
t
l
o
v
w
o
l
t
u
p
t
u
O
I
K
N
I
S
A
m
2
=
0
4
.
0
V
V
T
G
d
l
o
h
s
e
r
h
t
e
t
a
G
7
.
0
8
.
1
0
.
3
V
Note:
(1)
TA = 25
C.
PDF 
ZIP