ChipFind - документация

Электронный компонент: HV232X

Скачать:  PDF   ZIP
1
Low Charge Injection 8-Channel High Voltage
Analog Switch with Bleed Resistors
Features
HVCMOS
technology for high performance
Very low quiescent power dissipation 10
A
Output On-resistance typically 22 ohms
Integrated bleed resistors on the outputs
Low parasitic capacitances
DC to 10MHz analog signal frequency
-60dB typical output off isolation at 5MHz
CMOS logic circuitry for low power
Excellent noise immunity
On-chip shift register, latch and clear logic circuitry
Flexible high voltage supplies
Surface mount package available
General Description
The Supertex HV232 is a low charge injection 8-channel high-
voltage analog switch integrated circuit (IC) with bleed resistors.
The device can be used in applications requiring high voltage
switching controlled by low voltage control signals, such as
ultrasound imaging and printers. The bleed resistors eliminate
voltage built up on capacitive loads such as piezoelectric trans-
ducers. Input data is shifted into an 8-bit shift register which can
then be retained in an 8-bit latch. To reduce any possible clock
feed-through noise, Latch Enable Bar (LE) should be left high
until all bits are clocked in. Using HVCMOS technology, this
switch combines high voltage bilateral DMOS switches and low
power CMOS logic to provide efficient control of high voltage
analog signals.
This IC is suitable for various combinations of high voltage
supplies, e.g., V
PP
/V
NN
: +50V/150V, or +100V/100V.
Absolute Maximum Ratings*
V
DD
Logic power supply voltage
-0.5V to +15V
V
PP
- V
NN
Supply voltage
220V
V
PP
Positive high voltage supply
-0.5V to V
NN
+200V
V
NN
Negative high voltage supply
+0.5V to -200V
Logic input voltages
-0.5V to V
DD
+0.3V
Analog Signal Range
V
NN
to V
PP
Peak analog signal current/channel
3.0A
Storage temperature
-65
C to +150
C
Power dissipation
-BGA
1.0W
28-pin PLCC
1.2W
48 lead TQFP
1.0W
* Absolute Maximum Ratings are those values beyond which damage to the
device may occur. Functional operation under these conditions is not implied.
Continuous operation of the device at the absolute rating level may affect
device reliability.
HV232
V
PP
V
NN
200V
HV232PJ
HV232FG
HV232GA
HV232X
Ordering Information
Package Options
28-lead plastic
48-lead TQFP
-BGA
Die
chip carrier
10/31/01
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
2
Electrical Characteristics
DC Characteristics
(over recommended operating conditions unless otherwise noted)
30
26
38
48
I
SIG
= 5mA
V
PP
= 40V,
25
22
27
32
I
SIG
= 200mA V
NN
= -160V
Small Signal Switch (ON)
R
ONS
25
22
27
30
ohms
I
SIG
= 5mA
V
PP
= 100V,
Resistance
18
18
24
27
I
SIG
= 200mA V
NN
= -100V
23
20
25
30
I
SIG
= 5mA
V
PP
= 160V,
22
16
25
27
I
SIG
= 200mA V
NN
= -40V
Small Signal Switch (ON)
R
ONS
20
5.0
20
20
%
I
SW
= 5mA, V
PP
= 100V,
Resistance Matching
V
NN
= -100V
Large Signal Switch (ON)
R
ONL
15
ohms
V
SIG
= V
PP
- 10V, I
SIG
= 1A
Resistance
Output Switch Shunt
R
INT
20
35
50
K
Output switch to R
GND
Resistance
Switch Off Leakage
I
SOL
5.0
1.0
10
15
A
V
SIG
= V
PP
- 10V
Per Switch
DC Offset Switch Off
300
100
300
300
mV
No Load
DC Offset Switch On
500
100
500
500
mV
No Load
Pos. HV Supply Current
I
PPQ
10
50
A
ALL SWs OFF
Neg. HV Supply Current
I
NNQ
-10
-50
A
ALL SWs OFF
Pos. HV Supply Current
I
PPQ
10
50
A
ALL SWs ON, I
SW
= 5mA
Neg. HV Supply Current
I
NNQ
-10
-50
A
ALL SWs ON, I
SW
= 5mA
Switch Output
3.0
3.0
2.0
2.0
A
V
SIG
duty cycle
0.1%
Peak Current
Output Switch Frequency
f
SW
50
KHz
Duty Cycle = 50%
6.5
7.0
8.0
V
PP
= 40V,
V
NN
= -160V
I
PP
Supply Current
I
PP
4.0
5.0
5.5
mA
V
PP
= 100V,
V
NN
= -100V
4.0
5.0
5.5
V
PP
= 160V,
V
NN
= -40V
6.5
7.0
8.0
V
PP
= 40V,
V
NN
= -160V
I
NN
Supply Current
I
NN
4.0
5.0
5.5
mA
V
PP
= 100V,
V
NN
= -100V
4.0
5.0
5.5
V
PP
= 160V,
V
NN
= -40V
Logic Supply
I
DD
4.0
4.0
4.0
mA
f
CLK
= 5MHz, V
DD
= 5.0V
Average Current
Logic Supply
I
DDQ
10
10
10
A
Quiescent Current
Data Out Source Current
I
SOR
0.45
0.45
0.70
0.40
mA
V
OUT
= V
DD
- 0.7V
Data Out Sink Current
I
SINK
0.45
0.45
0.70
0.40
mA
V
OUT
= 0.7V
Logic Input Capacitance
C
IN
10
10
10
pF
0
C
+25
C
+70
C
Characteristics
Sym
Units
Test Conditions
min
max
min
typ
max
min
max
50KHz
Output
Switching
Frequency
with no
load
HV232
3
Electrical Characteristics
AC Characteristics
(over operating conditions V
DD
= 5V, unless otherwise noted)
0
C
+25
C
+70
C
Characteristics
Sym
min
max
min
typ
max
min
max
Units
Test Conditions
Set Up Time Before LE Rises
t
SD
150
150
150
ns
Time Width of LE
t
WLE
150
150
150
ns
Clock Delay Time to Data Out
t
DO
55
150
60
150
70
150
ns
Time Width of CL
t
WCL
150
150
150
ns
Set Up Time Data to Clock
t
SU
15
15
8.0
20
ns
Hold Time Data from Clock
t
h
35
35
35
ns
Clock Freq
f
CLK
5.0
5.0
5.0
MHz
50% duty cycle
f
DATA
= f
CLK
/2
Clock Rise and Fall Times
t
r
, t
f
1.0
1.0
1.0
s
Turn On Time
t
ON
5.0
5.0
5.0
s
V
SIG
= V
PP
-10V,
R
L
= 10K
Turn Off Time
t
OFF
5.0
5.0
5.0
s
V
SIG
= V
PP
-10V,
R
L
= 10K
20
20
20
V
PP
= 160V,
V
NN
= -40V
Maximum V
SIG
Slew Rate
dv/dt
20
20
20
V/ns
V
PP
= 100V,
V
NN
= -100V
20
20
20
V
PP
= 40V,
V
NN
= -160V
Off Isolation
KO
-30
-30
-33
-30
dB
f = 5MHz,
1K
//15pF load
-58
-58
-58
dB
f = 5MHz,
50
load
Switch Crosstalk
K
CR
-60
-60
-70
-60
dB
f = 5MHz,
50
load
Output Switch Isolation
I
ID
300
300
300
mA
300ns pulse width,
Diode Current
2.0% duty cycle
Off Capacitance SW to GND
C
SG(OFF)
5.0
17
5.0
12
17
5.0
17
pF
0V, 1MHz
On Capacitance SW to GND
C
SG(ON)
25
50
25
38
50
25
50
pF
0V, 1MHz
HV232
4
AC Characteristics
(over operating conditions V
DD
= 5V, unless otherwise noted)
Symbol
Parameter
Value
V
DD
Logic power supply voltage
1, 3
4.5V to 13.2V
V
PP
Positive high voltage supply
1, 3
40V to V
NN
+ 200V
V
NN
Negative high voltage supply
1, 3
-40V to -160V
V
IH
High-level input voltage
V
DD
-1.5V to V
DD
V
IL
Low-level input voltage
0V to 1.5V
V
SIG
Analog signal voltage peak to peak
V
NN
+10V to V
PP
-10V
2
T
A
Operating free air-temperature
0
C to 70
C
Notes:
1 Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2 V
SIG
must be V
NN
V
SIG
V
PP
or floating during power up/down transistion.
3 Rise and fall times of power supplies V
DD
, V
PP
, and V
NN
should not be less than 1.0msec.
Operating Conditions
*
V
PP
= 40V, V
NN
= -160V, R
L
= 50
V
PP
= 100V, V
NN
= -100V, R
L
= 50
V
PP
= 160V, V
NN
= -40V, R
L
= 50
150
150
150
150
150
150
mV
Output Voltage Spike
+25
C Units
Characteristics Sym
Test Conditions
min typ max
+V
SPK
-V
SPK
+V
SPK
-V
SPK
+V
SPK
-V
SPK
Electrical Characteristics
HV232
5
Test Circuits
Switch OFF Leakage
I
SOL
V
PP
5V
V
NN
V
PP
V
NN
V
DD
GND
V
PP
10V
DC Offset ON/OFF
V
PP
5V
V
NN
V
PP
V
NN
V
DD
GND
V
OUT
T
ON
/T
OFF
Test Circuit
V
PP
5V
V
NN
V
PP
V
NN
V
DD
GND
V
PP
10V
R
L
10K
V
OUT
Isolation Diode Current
I
ID
V
PP
5V
V
NN
V
PP
V
NN
V
DD
GND
V
NN
V
SIG
Crosstalk
K
CR
= 20Log V
OUT
V
IN
V
IN
= 10 V
PP
@5MHz
NC
50
V
PP
5V
V
NN
V
PP
V
NN
V
DD
GND
50
Charge Injection
V
PP
5V
V
NN
V
PP
V
NN
V
DD
GND
V
SIG
V
OUT
1000pF
Q = 1000pF x
V
OUT
V
OUT
Output Voltage Spike
V
PP
5V
V
NN
V
PP
V
NN
V
DD
GND
V
OUT
1K
R
L
50
+V
SPK
V
SPK
OFF Isolation
K
O
= 20Log V
OUT
V
IN
V
IN
= 10 V
PP
@5MHz
V
PP
5V
V
NN
V
PP
V
NN
V
DD
GND
R
L
V
OUT
Open
R
GND
R
GND
Open
R
GND
R
GND
R
GND
R
GND
R
GND
R
GND
HV232
6
DATA
IN
LE
CLOCK
DATA
OUT
OFF
ON
OUT
(TYP)
V
50%
50%
50%
50%
t
WLE
t
SD
t
SU
t
h
50%
50%
t
OFF
50%
t
DO
t
ON
t
WCL
CLR
D
N 1
D
N
D
N + 1
50%
50%
90%
10%
Logic Timing Waveforms
Block Diagram
D
LE
CL
LE
CL
D
LE
CL
D
LE
CL
D
LE
CL
D
LE
CL
D
LE
CL
D
LE
CL
D
LE
CL
8 BIT
SHIFT
REGISTER
LEVEL
SHIFTERS
OUTPUT
SWITCHES
LATCHES
SW0
SW1
SW2
SW3
SW4
SW5
SW6
SW7
V
PP
V
NN
V
DD
RGND
D
OUT
D
IN
CLK
HV232
7
Notes:
1. The eight switches operate independently.
2. Serial data is clocked in on the L
H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of LE. When LE is low the shift
register data flows through the latch.
4. D
OUT
is high when switch 7 is on.
5. Shift register clocking has no effect on the switch states if LE is H.
6. The clear input overrides all other inputs.
D0
D1
D2
D3
D4
D5
D6
D7
LE
CL
SW0 SW1 SW2 SW3 SW4 SW5 SW6 SW7
L
L
L
OFF
H
L
L
ON
L
L
L
OFF
H
L
L
ON
L
L
L
OFF
H
L
L
ON
L
L
L
OFF
H
L
L
ON
L
L
L
OFF
H
L
L
ON
L
L
L
OFF
H
L
L
ON
L
L
L
OFF
H
L
L
ON
L
L
L
OFF
H
L
L
ON
X
X
X
X
X
X
X
X
H
L
HOLD PREVIOUS STATE
X
X
X
X
X
X
X
X
X
H
OFF OFF OFF OFF OFF OFF OFF OFF
Truth Table
HV232
8
Pin Configurations
Package Outlines
HV232 28 Pin J-Lead
Pin
Function
Pin
Function
1
SW3
15
N/C
2
SW3
16
D
IN
3
SW2
17
CLK
4
SW2
18
LE
5
SW1
19
CL
6
SW1
20
D
OUT
7
SW0
21
SW7
8
SW0
22
SW7
9
N/C
23
SW6
10
V
PP
24
SW6
11
R
GND
25
SW5
12
V
NN
26
SW5
13
GND
27
SW4
14
V
DD
28
SW4
4
26
25
19
top view
28-pin J-Lead Package
27
28
1
2
3
24
23
22
21
20
12
18
17
16
15
14
13
5
11
6
7
8
9
10
HV232 48-Pin TQFP
Pin
Function
1
SW5
2
N/C
3
SW4
4
N/C
5
SW4
6
N/C
7
N/C
8
SW3
9
N/C
10
SW3
11
N/C
12
SW2
13
N/C
14
SW2
15
N/C
16
SW1
17
N/C
18
SW1
19
N/C
20
SW0
21
N/C
22
SW0
23
N/C
24
V
PP
Pin #1
Pin 1
top view
48-pin TQFP
Pin 12
Pin
Function
25
V
NN
26
N/C
27
R
GND
28
GND
29
V
DD
30
N/C
31
N/C
32
N/C
33
D
IN
34
CLK
35
LE
36
CLR
37
D
OUT
38
N/C
39
SW7
40
N/C
41
SW7
42
N/C
43
SW6
44
N/C
45
SW6
46
N/C
47
SW5
48
N/C
HV232
9
HV232GA Package Outline (
-BGA)
9
8
7
6
5
4
3
2 1
A
B
C
D
E
F
G
H
1
2
3
4
5
6
7
8 9
A
B
C
D
E
F
G
H
SIYYWW
HV232GA
AAAAAAA
DATUM AXIS "X"
LOT #
AXIS "Y"
2.675
5.350
0.05
3.00
0.65
6.00
0.05
0.65
0.325
DIE 4.09
A1 CORNER
INDEX
DIE
4.65
HV232
Polyimide Tape
Adhesive
Elastomer Seal
4 Sides/Edges
Lead
Die
Elastomer
0.243
0.03
0.99
0.05
0.05
0.323
0.03
ENLARGED VIEW
Notes:
1.
Dimensioning and tolerance per ASME Y14.5M-1994.
2.
Do not subject part to ultrasonic cleaning or intense UV.
3.
Contact ball position per JESD 95-1, SPP-010.
4.
Units are in millimeters.
10
-BGA Function Table
Ball Location
Function
A4
SW1
C3
SW2
C4
SW1
C5
SW0
C6
V
PP
C7
V
NN
D1
SW3
D3
SW3
D4
SW2
D5
SW0
D6
R
GND
D7
GND
D9
V
DD
E1
SW4
E3
SW4
E4
SW5
E5
SW7
E6
LE
E7
CLK
E9
D
IN
F3
SW5
F4
SW6
F5
SW7
F6
D
OUT
F7
CLR
H4
SW6
HV232
1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 744-0100 FAX: (408) 222-4895
www.supertex.com
10/31/01
2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.