1
12/13/01
Supertex Inc. does not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability
indemnification insurance agreement." Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of devices determined to be defective due to
workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the
Supertex website: http://www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/Disclaimer page on the Supertex website.
Device
Recommended
44 J-Lead Quad
44 J-Lead Quad
44 Lead Quad
Die
Operating V
PP
max
Ceramic Chip Carrier
Plastic Chip Carrier
Plastic Gullwing
HV5522
220V
HV5522DJ
HV5522PJ
HV5522PG
HV5522X
HV5530
300V
HV5530DJ
HV5530PJ
HV5530PG
HV5530X
HV5622
220V
HV5622DJ
HV5622PJ
HV5622PG
HV5622X
HV5630
300V
HV5630DJ
HV5630PJ
HV5630PG
HV5630X
32-Channel Serial To Parallel Converter
With Open Drain Outputs
General Description
The HV55 and HV56 are low-voltage serial to high-voltage
parallel converters with open drain outputs. These devices have
been designed for use as drivers for AC-electroluminescent
displays. They can also be used in any application requiring
multiple output high voltage current sinking capabilities such as
driving inkjet and electrostatic print heads, plasma panels, vacuum
fluorescent, or large matrix LCD displays.
These devices consist of a 32-bit shift register, 32 latches, and
control logic to perform the polarity select and blanking of the
outputs. Data is shifted through the shift register on the high to low
transition of the clock. The HV55 shifts in the counterclockwise
direction when viewed from the top of the package, and the HV56
shifts in the clockwise direction. A data output buffer is provided
for cascading devices. This output reflects the current status of
the last bit of the shift register. Operation of the shift register is not
affected by the LE (latch enable), BL (blanking), or the POL
(polarity) inputs. Transfer of data from the shift register to the latch
occurs when the LE (latch enable) input is high. The data in the
latch is stored when LE is low.
Ordering Information
Package Options
Absolute Maximum Ratings
Supply voltage, V
DD
1
-0.5V to +15V
Output voltage, V
PP
1
HV5530/HV5630
-0.5V to +315V
HV5522/HV5622
-0.5V to +230V
Logic input levels
1
-0.5V to V
DD
+ 0.5V
Ground current
2
1.5A
Continuous total power dissipation
3
Ceramic
1500mW
Plastic
1200mW
Operating temperature range
Ceramic -55
C to +125
C
Plastic
-40
C to +85
C
Storage temperature range
-65
C to +150
C
Lead temperature 1.6mm (1/16 inch)
260
C
from case for 10 seconds
Notes:
1. All voltages are referenced to V
SS
.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25
C ambient derate linearly to maximum operating
temperature at 20
C for plastic and at 15mW/
C for ceramic.
Features
Processed with HVCMOS
technology
Sink current minimum 100mA
Shift register speed 8MHz
Polarity and Blanking inputs
CMOS compatible inputs
Forward and reverse shifting options
Diode to V
PP
allows efficient power recovery
44-lead ceramic surface mount package
Hi-Rel processing available
HV5522/HV5530
HV5622/HV5630
2
Electrical Characteristics
(over recommended operating conditions unless noted)
DC Characteristics
Symbol
Parameter
Min
Max
Units
Conditions
I
DD
V
DD
supply current
15
mA
f
CLK
= 8MHz
F
DATA
= 4MHz
I
DDQ
Quiescent V
DD
supply current
100
A
V
IN
= 0V
I
O(OFF)
Off state output current
10
A
All outputs high
All SWS parallel
I
IH
High-level logic input current
1
A
V
IH
= V
DD
I
IL
Low-level logic input current
-1
A
V
IL
= 0V
V
OH
High-level output data out
V
DD
- 1.0V
V
I
Dout
= -100
A
HV
OUT
15.0
V
I
HVout
= +100mA
Data out
1.0
V
I
Dout
= +100
A
V
OC
HV
OUT
clamp voltage
-1.5
V
I
OL
= -100mA
V
OL
Low-level output voltage
AC Characteristics
(V
DD
= 12V, T
C
= 25
C)
Symbol
Parameter
Min
Max
Units
Conditions
f
CLK
Clock frequency
8
MHz
t
W
Clock width high or low
62
ns
t
SU
Data set-up time before clock falls
25
ns
t
H
Data hold time after clock falls
10
ns
t
ON
Turn on time, HV
OUT
from enable
500
ns
R
L
= 2K
to V
PP
MAX
t
DHL
Delay time clock to data high to low
100
ns
C
L
= 15pF
t
DLH
Delay time clock to data low to high
100
ns
C
L
= 15pF
t
DLE
Delay time clock to LE low to high
50
ns
t
WLE
Width of LE pulse
50
ns
t
SLE
LE set-up time before clock falls
50
ns
Recommended Operating Conditions
Symbol
Parameter
Min
Max
Units
V
DD
Logic supply voltage
10.8
13.2
V
HV5530 and HV5630
-0.3
+300
V
HV5522 and HV5622
-0.3
+220
V
V
IH
High-level input voltage
V
DD
- 2V
V
DD
V
V
IL
Low-level input voltage
0
2.0
V
f
CLK
Clock frequency
8
MHz
Plastic
-40
+85
C
Ceramic
-55
+125
C
Note:
Power-up sequence should be the following:
1. Connect ground.
2. Apply V
DD
.
3. Set all inputs to a known state.
Power-down sequence should be the reverse of the above.
HV
OUT
High voltage output
T
A
Operating free-air temperature
HV5522/HV5530/HV5622/HV5630
3
HV5522/HV5530/HV5622/HV5630
Latch Enable
HV
OUT
w/ S/R HIGH
Data Valid
50%
50%
Data Input
Clock
Data Out
50%
50%
50%
t
SU
t
H
t
WH
t
WL
50%
50%
t
DLH
t
DHL
50%
t
WLE
t
DLE
t
SLE
50%
50%
10%
t
ON
V
IH
V
IL
V
IH
V
IL
V
OH
V
OL
V
OH
V
OL
V
IH
V
IL
V
OH
V
OL
Input and Output Equivalent Circuits
Switching Waveforms
V
DD
Input
HV
OUT
Logic Inputs
Data Out
Logic Data Output
High Voltage Outputs
V
DD
HV
IN
V
SS
V
SS
V
SS
4
HV5522/HV5530/HV5622/HV5630
Functional Block Diagram
Function Table
Inputs
Outputs
Function
Shift Reg
HV Outputs
Data Out
1
2
...
32
1
2
...
32
*
All on
X
X
X
L
L
*
*
...
*
On
On
...
On
*
All off
X
X
X
L
H
*
*
...
*
Off
Off
...
Off
*
Invert mode
X
X
L
H
L
*
*
...
*
*
*
...
*
*
Load S/R
H or L
L
H
H
H or L *
...
*
*
*
...
*
*
X
H or L
H
H
*
*
...
*
*
*
...
*
*
X
H or L
H
L
*
*
...
*
*
*
...
*
*
L
H
H
H
L
*
...
*
Off
*
...
*
*
H
H
H
H
H
*
...
*
On
*
...
*
*
Notes:
H = high level, L = low level, X = irrelevant,
= high-to-low transition,
= low-to-high transistion.
* = dependent on previous stage's state before the last CLK
or last LE high.
Data
CLK
LE
BL
POL
Transparent
Latch mode
Load
Latches
Polarity
Blanking
Latch Enable
Data Input
Clock
Data Out
32-Bit
Shift
Register
HV
OUT
1
(Outputs 3 to 30
not shown)
Latch
Latch
HV
OUT
2
HV
OUT
31
HV
OUT
32
Latch
Latch
5
HV5522/HV5530/HV5622/HV5630
6
40
41
42
43
44
1
2
3
4
5
39 38 37 36 35 34 33 32 31 30 29
18
28
27
26
25
24
23
22
21
20
19
7
8
9
10 11 12 13 14 15 16 17
top view
44-pin J-Lead Package
Pin Configurations
HV56
44 Pin J-Lead Package
Pin
Function
Pin
Function
1
HV
OUT
17
23
Clock
2
HV
OUT
16
24
V
SS
3
HV
OUT
15
25
V
DD
4
HV
OUT
14
26
Latch Enable
5
HV
OUT
13
27
Data In
6
HV
OUT
12
28
Blanking
7
HV
OUT
11
29
N/C
8
HV
OUT
10
30
HV
OUT
32
9
HV
OUT
9
31
HV
OUT
31
10
HV
OUT
8
32
HV
OUT
30
11
HV
OUT
7
33
HV
OUT
29
12
HV
OUT
6
34
HV
OUT
28
13
HV
OUT
5
35
HV
OUT
27
14
HV
OUT
4
36
HV
OUT
26
15
HV
OUT
3
37
HV
OUT
25
16
HV
OUT
2
38
HV
OUT
24
17
HV
OUT
1
39
HV
OUT
23
18
Data Out
40
HV
OUT
22
19
N/C
41
HV
OUT
21
20
N/C
42
HV
OUT
20
21
N/C
43
HV
OUT
19
22
Polarity
44
HV
OUT
18
Package Outline
HV55
44 Pin J-Lead Package
Pin
Function
Pin
Function
1
HV
OUT
16
23
Clock
2
HV
OUT
17
24
V
SS
3
HV
OUT
18
25
V
DD
4
HV
OUT
19
26
Latch Enable
5
HV
OUT
20
27
Data In
6
HV
OUT
21
28
Blanking
7
HV
OUT
22
29
N/C
8
HV
OUT
23
30
HV
OUT
1
9
HV
OUT
24
31
HV
OUT
2
10
HV
OUT
25
32
HV
OUT
3
11
HV
OUT
26
33
HV
OUT
4
12
HV
OUT
27
34
HV
OUT
5
13
HV
OUT
28
35
HV
OUT
6
14
HV
OUT
29
36
HV
OUT
7
15
HV
OUT
30
37
HV
OUT
8
16
HV
OUT
31
38
HV
OUT
9
17
HV
OUT
32
39
HV
OUT
10
18
Data Out
40
HV
OUT
11
19
N/C
41
HV
OUT
12
20
N/C
42
HV
OUT
13
21
N/C
43
HV
OUT
14
22
Polarity
44
HV
OUT
15
6
1235 Bordeaux Drive, Sunnyvale, CA 94089
TEL: (408) 744-0100 FAX: (408) 222-4895
www.supertex.com
12/13/010
2001 Supertex Inc. All rights reserved. Unauthorized use or reproduction prohibited.
HV5522/HV5530/HV5622/HV5630
21
6
40
41
42
43
44
1
2
3
4
5
39 38 37 36 35 34
33
32
31
30
29
18
22
20
19
7
8
9
10
11
12 13 14 15 16 17
28
27
26
25
24
23
Pin Configurations
HV56
44-Pin Quad Plastic Gullwing Package
Pin
Function
1
HV
OUT
22
2
HV
OUT
21
3
HV
OUT
20
4
HV
OUT
19
5
HV
OUT
18
6
HV
OUT
17
7
HV
OUT
16
8
HV
OUT
15
9
HV
OUT
14
10
HV
OUT
13
11
HV
OUT
12
12
HV
OUT
11
13
HV
OUT
10
14
HV
OUT
9
15
HV
OUT
8
16
HV
OUT
7
17
HV
OUT
6
18
HV
OUT
5
19
HV
OUT
4
20
HV
OUT
3
21
HV
OUT
2
22
HV
OUT
1
Package Outline
HV55
44-Pin Quad Plastic Gullwing Package
Pin
Function
1
HV
OUT
11
2
HV
OUT
12
3
HV
OUT
13
4
HV
OUT
14
5
HV
OUT
15
6
HV
OUT
16
7
HV
OUT
17
8
HV
OUT
18
9
HV
OUT
19
10
HV
OUT
20
11
HV
OUT
21
12
HV
OUT
22
13
HV
OUT
23
14
HV
OUT
24
15
HV
OUT
25
16
HV
OUT
26
17
HV
OUT
27
18
HV
OUT
28
19
HV
OUT
29
20
HV
OUT
30
21
HV
OUT
31
22
HV
OUT
32
Pin
Function
23
Data Out
24
N/C
25
N/C
26
N/C
27
Polarity
28
Clock
29
V
SS
30
V
DD
31
Latch Enable
32
Data In
33
Blanking
34
N/C
35
HV
OUT
1
36
HV
OUT
2
37
HV
OUT
3
38
HV
OUT
4
39
HV
OUT
5
40
HV
OUT
6
41
HV
OUT
7
42
HV
OUT
8
43
HV
OUT
9
44
HV
OUT
10
Pin
Function
23
Data Out
24
N/C
25
N/C
26
N/C
27
Polarity
28
Clock
29
V
SS
30
V
DD
31
Latch Enable
32
Data In
33
Blanking
34
N/C
35
HV
OUT
32
36
HV
OUT
31
37
HV
OUT
30
38
HV
OUT
29
39
HV
OUT
28
40
HV
OUT
27
41
HV
OUT
26
42
HV
OUT
25
43
HV
OUT
24
44
HV
OUT
23
top view
44-pin Quad Plastic Gullwing Package
PDF 
ZIP