ChipFind - документация

Электронный компонент: 73M2901C

Скачать:  PDF   ZIP
0
0
&
&
9
9
http://www.tdksemiconductor.com
Rev 2 / August 2002
1 / 16
D
A
TA
SH
EET
V.22bis Single Chip Modem
)HDWXUHV
True one chip solution for embedded
systems
Low operating power
~250mW @ 5V with standby and power
down mode available
Designed for +5 volts (+/-10%)
Data speed:
V.22bis 2400bps
V.22/Bell212 1200bps
V.21/Bell103 300bps
V.23 1200/75bps
(with PAVI turnaround)
Bell202 1200bps
Bell202/V23 4-wire operations
International Call Progress support
FCC68, CTR21, JATE, etc.
Worldwide Caller ID capability
DTMF generation and detection
On chip hybrid driver
Blacklisting capability
Line-In-Use and Parallel Pick-Up (911)
detection capability
Manufacturing Self Test capability
Packaging:
32 pin PLCC / 44 pin TQFP
$SSOLFDWLRQV
Set Top Box
Point of Sale Terminal
Automatic Teller Machine
Hand Held communication Device
Metering Device
Vending Machine
Credit Card Reader
'HVFULSWLRQ
The 73M2901C/5V is a single-chip modem
that combines all the controller (DTE) and
data pump functions necessary to implement
an intelligent V.22bis data modem. This
device is based on TDK Semiconductor's
implementation of the industry standard 8032
microcontroller core with a proprietary multiply
and accumulate (MAC) coprocessor; Sigma-
Delta A/D and D/A converters; and an analog
front end. The ROM and RAM necessary to
operate the modem are contained in the
device. Additionally, the 73M2901C/5V
provides an on-chip oscillator and Hybrid
driver.
%ORFN 'LDJUDP
U
U
U
S
S
S
E
E
E
R
R
R
I
I
I
/
/
/
O
O
O
U
U
U
A
A
A
R
R
R
T
T
T
R
R
R
A
A
A
M
M
M
P
P
P
L
L
L
L
L
L
C
C
C
P
P
P
U
U
U
R
R
R
O
O
O
M
M
M
D
D
D
A
A
A
A
A
A
S
S
S
u
u
u
p
p
p
p
p
p
o
o
o
r
r
r
t
t
t
A
A
A
F
F
F
E
E
E
H
H
H
Y
Y
Y
B
B
B
R
R
R
I
I
I
D
D
D
11
1
1
.
.
.
0
0
0
5
5
5
9
9
9
2
2
2
M
M
M
H
H
H
z
z
z
B
B
D
D
E
E
N
N
X
X
A
A
P
P
X
X
A
A
N
N
X
X
A
A
E
E
L
L
A
A
Y
Y
/
/
I
I
N
N
G
G
/
/
S
S
R
R
1
1
.
.
0
0
S
S
R
R
1
1
.
.
1
1
S
S
R
R
2
2
.
.
0
0
X
X
D
D
T
T
S
S
/
/
x
x
C
C
L
L
K
K
C
C
D
D
/
/
S
S
R
R
/
/
X
X
D
D
T
T
S
S
/
/
x
x
C
C
L
L
K
K
T
T
R
R
/
/
I
I
/
/
0
0
&
&
9
9
http://www.tdksemiconductor.com
Rev 2 / August 2002
2 / 16
D
A
TA
SH
EET
+DUGZDUH 'HVFULSWLRQ
The 73M2901C/5V is designed for a single
+5 volt supply with low power consumption
(~250mW @ 5 volts). The modem supports
automatic standby idle mode. The modem
will also accept a request to power down
from the DTE via hardware control. No
additional major components are required
to complete the modem core logic. The
modem provides direct firmware LED
support via port pins.
H
ARDWARE FEATURES
Fully self-contained "AT" Command
interpreter and data pump
User pins available
Synchronous serial data I/O available
Asynchronous serial port
On-chip hybrid driver.
Autobaud capability from 300bps to
9600bps
P
OWER SUPPLY
Power is supplied to the 73M2901C/5V via
the VPD and VPA pins. The 73M2901C/5V
is designed for a single 5 volt (+/-10%)
supply and for low power consumption
(~250mW @ 5 volts). Ground Reference is
provided at the VND and VNA pins.
L
OW POWER MODE
The TDK 73M2901C/5V supports a low
power standby mode. If the low power
standby option is enabled the
73M2901C/5V will go into a power saving
mode when idle. The oscillator will be
running, clocks will be supplied to the
UART, timers and interrupt blocks; but no
clocks will be supplied to the CPU.
Instruction processing and activity on the
internal busses is halted. Normal operation
is resumed when an interruption such as
assertion of
'75
or
5,1*
, any character is
sent to the 73M2901C/5V, or when a reset
occurs.
A
NALOG LINE
/
HYBRID INTERFACE
The 73M2901C/5V provides a differential
analog output (TXAP and TXAN) and a
single-ended analog input (RXA) with
internal A/D and D/A converters. A driver is
provided for an internal hybrid function.
The internal hybrid driver is capable of
driving an external load matching
impedance and a line-coupling transformer.
If an external hybrid is to be used, the on-
chip hybrid drivers can be reconfigured to
drive a minimum load of 50k
and thus
reduce the driver's power consumption.
The hybrid configuration is controlled by the
state of the HBDEN pin. For driving a line-
coupling transformer, HBDEN should be
pulled high. For driving an external hybrid
(load on TXAP and TXAN is 50k
or
larger), HBDEN should be pulled low.
The 73M2901C/5V provides firmware
control for a hook relay driver (
5(/$<
) as
well as interrupt support for a ring detect
opto-coupler (
5,1*
).
I
NTERRUPT PINS
The external interrupt sources,
'75
and
5,1*
, come from dedicated input pins of
the same name.
'75
informs the 73M2901C/5V that the
host has requested the 73M2901C/5V
perform a specific function. The actual
particulars of that function can be changed
by "AT" commands (described in full in the
TDK 73M2901C User's Guide).
5,1*
is used to inform the 73M2901C/5V
that the external DAA circuitry has detected
a ring signal.
In addition, sending any character on the
TXD line also generates an internal
interrupt.
0
0
&
&
9
9
http://www.tdksemiconductor.com
Rev 2 / August 2002
3 / 16
D
A
TA
SH
EET
C
RYSTAL OSCILLATOR
The TDK 73M2901C/5V single chip modem
can use an external 11.0592 MHz
reference clock or can generate such a
clock using only a crystal and two
capacitors. If an external clock is used, it
should be applied to OSCIN.
S
PECIFYING A CRYSTAL
The manufacturer of a crystal resonator
verifies its frequency of oscillation in a test
set-up, but to ensure that the same
frequency is obtained in the application, the
circuit conditions must be the same. The
TDK 73M2901C/5V modem requires a
parallel mode (anti-resonant) crystal, the
important specifications of which are as
follows:
Mode: Parallel
(anti-resonant)
Frequency: 11.0592
MHz
Frequency tolerance:
50 ppm at initial temperature.
Temperature drift:
50 ppm additional over full Range.
Load capacitance:
18pF or 20pF
ESR: 75
max.
Drive level:
Less than 1mW.
R
ESET
A reset is accomplished by holding the
RESET pin high. To ensure a proper
power-on reset, the reset pin must be held
high for a minimum of 3
s. At power on, the
voltage at VPD, VPA, and RESET must
come up at the same time for a proper
reset. The signals
'&'
,
&76
and
'65
will
be held inactive for 25ms, acknowledging
the reset operation, within a 250ms time
window after the reset triggering event. The
73M2901C/5V is ready for operation after
that 250ms windows and/or after the
signals
'&'
,
&76
and
'65
become
active.
A
SYNCHRONOUS AND SYNCHRONOUS SERIAL
DATA INTERFACE
The serial data interface consists of the
TXD and RXD data paths (LSB shifted in
and out first, respectively); and the TXCLK
and RXCLK serial clock outputs associated
with the data pins;
&76
/
576
flow control;
'&5
,
'65
and
'75
. In synchronous
mode, the data is passed at the bit rate
(tolerance is +1%, -2.5%)
3LQ 'HVFULSWLRQV
P
OWER PIN DESCRIPTION
PIN
NAME
32 pin
PLCC
44 pin
TQFP
TYPE
DESCRIPTION
VPA
15
16
I
Positive analog voltage (Analog supply)
VNA
21
22
I
Negative analog voltage (Analog ground)
VPD
6, 25, 29
2, 12, 27,
33
I
Positive digital voltage (Digital supply)
VND
5, 22, 26
11, 24,
44, 28
I
Negative digital voltage (Digital ground)
0
0
&
&
9
9
http://www.tdksemiconductor.com
Rev 2 / August 2002
4 / 16
D
A
TA
SH
EET
A
NALOG INTERFACE PIN DESCRIPTION
PIN
NAME
32 pin
PLCC
44 pin
TQFP
TYPE
DESCRIPTION
RXA 20 21 I
Receive
analog
data
TXAN 16 17 O
Transmit
Analog-
TXAP 17 18 O
Transmit
Analog+
HBDEN
14
15
I
2w/4w hybrid driver enable pin
0=Driver configure for 50k
or greater load
(tie to VND)
1=Driver configured for driving line-coupling
transformer (tie to VPD)
VBG 19 20 O
Analog Band Gap voltage reference (0.1
F to
VNA). This pin must not be connected to
another external circuitry other than the
decoupling capacitor.
VREF 18 19 O
Analog reference voltage (0.1
F to VNA)
D
IGITAL INTERFACE PIN DESCRIPTION
PIN
NAME
32 pin
PLCC
44 pin
TQFP
TYPE
DESCRIPTION
RESET 13
9
I
Reset
RXCLK
31
36
O
Receive data synchronous clock
RXD
30
35
O
Serial output to DTE
TXCLK
28
31
O
Transmit data synchronous clock
TXD
27
30
I
Serial data input from DTE
USR10
12
8
I/O
Programmable I/O port. This pin can
optionally be used to control an external
switch for caller ID operations or external Line
In Use or Parallel Pick Up circuitry.
USR11
11
7
I/O
Programmable I/O port. This pin can
optionally be used to control an external
switch for caller ID operations or external Line
In Use or Parallel Pick Up circuitry.
576
10
6
I
Request to send
&76
9
5
O
Clear to send
'65
8
4
O
Data set ready
'&'
7
3
O
Data carrier detect
5,
4
43
O
Ring indicator
5(/$<
3
40
O
Relay driver output
USR20
1
38
I/O
Programmable I/O port
E
XTERNAL INTERRUPTS PIN DESCRIPTIONS
PIN
NAME
32 pin
PLCC
44 pin
TQFP
TYPE
DESCRIPTION
5,1*
2 39
I
External
interrupt
Line interface ring
detection circuitry input
'75
32 37 I
External
interrupt
DTE DTR signal input
0
0
&
&
9
9
http://www.tdksemiconductor.com
Rev 2 / August 2002
5 / 16
D
A
TA
SH
EET
O
SCILLATOR PIN DESCRIPTION
PIN
NAME
32 pin
PLCC
44 pin
TQFP
TYPE
DESCRIPTION
OSCIN
24
26
I
Crystal input for internal oscillator, also input
for external source
OSCOUT 23
25
O
Crystal
oscillator
output
(OHFWULFDO 6SHFLILFDWLRQV
A
BSOLUTE MAXIMUM RATINGS
Operations above maximum rating may permanently damage the device.
PARAMETER
RATING
Supply Voltage
-0.5V to +7.0V
Pin Input Voltage
-0.5V to VPD + 0.5V
Storage Temperature
-55C to 150C
R
ECOMMENDED OPERATING CONDITIONS
PARAMETER
RATING
Supply Voltage
+5V (+/-10%)
Oscillator Frequency
11.0592MHz +/- 50ppm
Storage Temperature
-40C to 85C
R
ECEIVER
PARAMETER
CONDITIONS
MIN
NOM
MAX
UNIT
Carrier detect On
Tip and Ring
-43
dBm0
1
Carrier detect Off
Tip and Ring
-48
dBm0
1
Carrier Detect
Hysteresis
Tip and Ring
2
dB
Receive Level
Tip and Ring
-43
-9
dBm0
1
Idle channel noise
0.2KHz 4.0KHz
-70
-65
dB
Input impedance
RXA
150
k
Receive Gain Boost
SFR 96h bit
2(Rxgain)=1
17.75 20.75
dB
Vref=1.25V
0.587
Vpk
Maximum Input Level
at RxA
Vref=2.25V
1.069
Vpk
Total Harmonic
Distortion (THD)
1KHz 450mVpk on
RXA
THD=2
nd
and 3
rd
harmonic
-70
-50
dB