ChipFind - документация

Электронный компонент: TC682CPA

Скачать:  PDF   ZIP

Document Outline

4-21
TELCOM SEMICONDUCTOR, INC.
7
6
5
4
3
1
2
8
INVERTING VOLTAGE DOUBLER
FEATURES
s
99.9% Voltage Conversion Efficiency
s
92% Power Conversion Efficiency
s
Wide Input Voltage Range ............... +2.4V to +5.5V
s
Only 3 External Capacitors Required
s
185
A Supply Current
s
Space-Saving 8-Pin SOIC and 8-Pin Plastic DIP
Packages
APPLICATIONS
s
10V from +5V Logic Supply
s
6V from a Single 3V Lithium Cell
s
Portable Handheld Instruments
s
Cellular Phones
s
LCD Display Bias Generator
s
Panel Meters
s
Operational Amplifier Power Supplies
GENERAL DESCRIPTION
The TC682 is a CMOS charge pump converter that
provides an inverted doubled output from a single positive
supply. An on-board 12kHz (typical) oscillator provides the
clock and only 3 external capacitors are required for full
circuit implementation.
Low output source impedance (typically 140
), pro-
vides output current up to 10mA. The TC682 features low
quiescent current and high efficiency, making it the ideal
choice for a wide variety of applications that require a
negative voltage derived from a single positive supply (for
example: generation of 6V from a 3V lithium cell or 10V
generated from a +5V logic supply).
The minimum external parts count and small physical
size of the TC682 make it useful in many medium-current,
dual voltage analog power supplies.
TC682
PIN CONFIGURATIONS
ORDERING INFORMATION
Part No.
Package
Temp. Range
TC682COA
8-Pin SOIC
0
C to +70
C
TC682CPA
8-Pin Plastic DIP
0
C to +70
C
TC682EOA
8-Pin SOIC
40
C to +85
C
TC682EPA
8-Pin Plastic DIP
40
C to +85
C
TC7660EV
Evaluation Kit for
Charge Pump Family
GND
+
+
+
GND
C2
+
C2
C1
+
C1
C2
C1
VIN
VIN
VOUT
VOUT
IN
V
= (2 x V )
OUT
All Caps = 3.3
F
COUT
TC682
+2.4V < VIN < +5.5V
TC682-2 8/21/96
TYPICAL OPERATING CIRCUIT
1
8
2
7
3
6
4
5
TC682CPA
TC682EPA
GND
VOUT
C2
C1
C2
+
C1
+
NC
NC
VIN
1
8
2
7
3
6
4
5
TC682COA
TC682EOA
GND
VOUT
C2
C1
C2
+
C1
+
VIN
8-Pin DIP
8-Pin SOIC
EVALUATION
KIT
AVAILABLE
4-22
TELCOM SEMICONDUCTOR, INC.
ABSOLUTE MAXIMUM RATINGS*
V
IN
.......................................................................... +5.8V
V
IN
dV/dT ............................................................. 1V/
sec
V
OUT
...................................................................... 11.6V
V
OUT
Short-Circuit Duration ............................ Continuous
Power Dissipation (T
A
70
C)
Plastic DIP ........................................................... 730mW
SOIC ...............................................................470mW
Storage Temperature Range ................ 65
C to +150
C
Lead Temperature (Soldering, 10 sec) ................. +300
C
PIN DESCRIPTION
Pin No.
8-Pin DIP/SOIC
Symbol Description
1
C
1
Input. Capacitor C1 negative
terminal.
2
C
2
+
Input. Capacitor C2 positive
terminal.
3
C
2
Input. Capacitor C2 negative
terminal
4
V
OUT
Output. Negative output voltage
( 2V
IN
)
5
GND
Input. Device ground.
6
V
IN
Input. Power supply voltage.
7
C
1
+
Input. Capacitor C1 positive
terminal
8
N/C
No Connection
Figure 1. TC682 Test Circuit
V
GND
GND
C2
+
C2
RL
C1
+
C1
C2
C1
IN
VIN
VOUT
C
All Caps = 3.3
F
OUT
TC682
(+5V)
VOUT
6
7
1
2
3
5
4
+
+
+
*This is a stress rating only and functional operation of the device at these
or any other conditions above those indicated in the operational sections of
the specifications is not implied. Exposure to Absolute Maximum Rating
Conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS:
Over Operating Temperature Range, V
IN
= +5V, test circuit Figure 1,
unless otherwise indicated.
Symbol
Parameter
Test Conditions
Min
Typ
Max
Unit
V
IN
Supply Voltage Range
R
L
= 2k
2.4
--
5.5
V
I
IN
Supply Current
R
L
=
, T
A
=
25
C
--
185
300
A
R
L
=
--
--
400
R
OUT
V
OUT
Source Resistance
I
L
= 10mA, T
A
=
25
C
--
140
180
Source Resistance
I
L
= 10mA
--
--
230
I
L
= 5mA, V
IN
= 2.8V
--
170
320
F
OSC
Oscillator Frequency
--
12
--
kHz
P
EFF
Power Efficiency
R
L
= 2k
, T
A
=
25
C
90
92
--
%
V
OUT
E
FF
Voltage Conversion Efficiency
V
OUT
, R
L
=
99
99.9
--
%
TelCom Semiconductor reserves the right to make changes in the circuitry or specifications detailed in this manual at any time without notice. Minimums
and maximums are guaranteed. All other specifications are intended as guidelines only. TelCom Semiconductor assumes no responsibility for the use
of any circuits described herein and makes no representations that they are free from patent infringement.
INVERTING VOLTAGE DOUBLER
TC682
4-23
TELCOM SEMICONDUCTOR, INC.
7
6
5
4
3
1
2
8
Phase 2
V
SS
transfer phase two of the clock connects the
negative terminal of C
2
to the negative side of reservoir
capacitor C
3
and the positive terminal of C
2
to ground,
transferring the generated 10V to C
3
. Simultaneously, the
positive side of capacitor C
1
is switched to +5V and the
negative side is connected to ground. C
2
is then switched to
V
CC
and GND and Phase 1 begins again.
Figure 3. Charge Pump Phase 2
DETAILED DESCRIPTION
Phase 1
V
SS
charge storage before this phase of the clock
cycle, capacitor C
1
is already charged to +5V. C
1
+
is then
switched to ground and the charge in C
1
is transferred to C
2
. Since C
2
+
is at +5V, the voltage potential across capacitor
C
2
is now 10V.
Figure 2. Charge Pump Phase 1
MAXIMUM OPERATING LIMITS
The TC682 has on-chip zener diodes that clamp V
IN
to
approximately 5.8V, and V
OUT
to 11.6V. Never exceed the
maximum supply voltage or excessive current will be shunted
by these diodes, potentially damaging the chip. The TC682
will operate over the entire operating temperature range with
an input voltage of 2V to 5.5V.
EFFICIENCY CONSIDERATIONS
Theoretically a charge pump voltage multiplier can
approach 100% efficiency under the following conditions:
The charge pump switches have virtually no offset
and are extremely low on resistance.
Minimal power is consumed by the drive circuitry
The impedances of the reservoir and pump capaci-
tors are negligible.
For the TC682, efficiency is as shown below:
Voltage Efficiency = V
OUT
/ ( 2V
IN
)
V
OUT
= 2V
IN
+ V
DROP
V
DROP
= (I
OUT
) (R
OUT
)
Power Loss = I
OUT
(V
DROP
)
There will be a substantial voltage difference between
V
OUT
and 2 V
IN
if the impedances of the pump capacitors
C
1
and C
2
are high with respect to their respective output
loads.
Larger values of reservoir capacitor C
3
will reduce
output ripple. Larger values of both pump and reservoir
capacitors improve the efficiency. See "Capacitor Selec-
tion" in Applications section.
APPLICATIONS
Negative Doubling Converter
The most common application of the TC682 is as a
charge pump voltage converter which provides a negative
output of two times a positive input voltage (Figure 4).
Figure 4. Inverting Voltage Doubler
V
IN
= +5V
V
OUT
5V
SW4
SW1
SW2
SW3
C
2
C
3
C
1
+
+
+
+5V
V
OUT
10V
SW4
SW2
SW1
SW3
C
2
C
3
C
1
+
+
+
C
1
+
C
1
C
2
C
3
C
2
+
V
IN
V
IN
V
OUT
GND
GND
TC682
22
F
22
F
22
F
7
6
5
4
3
2
1
V
OUT
C
2
C
1
INVERTING VOLTAGE DOUBLER
TC682
4-24
TELCOM SEMICONDUCTOR, INC.
TC682
INVERTING VOLTAGE DOUBLER
Capacitor Selection
The output resistance of the TC682 is determined, in
part, by the ESR of the capacitors used. An expression for
R
OUT
is derived as shown below:
R
OUT
= 2(R
SW1
+ R
SW2
+
ESR
C1
+ R
SW3
+ R
SW4
+ ESR
C2
)
+2(R
SW1
+ R
SW2
+
ESR
C1
+ R
SW3
+ R
SW4
+ ESR
C2
)
+1/(f
PUMP
x C1) +1/(f
PUMP
x C2)
+ESR
C3
Assuming all switch resistances are approximately
equal...
R
OUT
= 16R
SW
+ 4ESR
C1
+ 4ESR
C2
+ ESR
C3
+1/(f
PUMP
x C1) +1/(f
PUMP
x C2)
R
OUT
is typically 140
at +25
C with V
IN
= +5V and
3.3
F low ESR capacitors. The fixed term (16R
SW
) is about
80-90
. It can be seen easily that increasing or decreasing
values of C1 and C2 will affect efficiency by changing R
OUT
.
However, be careful about ESR. This term can quickly
become dominant with large electrolytic capacitors. Table 1
shows R
OUT
for various values of C1 and C2 (assume 0.5
ESR). C1 must be rated at 6VDC or greater while C2 and C3
must be rated at 12VDC or greater.
Output voltage ripple is affected by C3. Typically the
larger the value of C3 the less the ripple for a given load
current. The formula for
P-P
V
RIPPLE
is given below:
V
RIPPLE
= {1/[2(f
PUMP
x C3)] + 2(ESR
C3
)} (I
OUT
)
For a 10
F (0.5
ESR) capacitor for C3, f
PUMP
= 10kHz
and I
OUT
= 10mA the peak-to-peak ripple voltage at the
output will be less then 60mV. In most applications (I
OUT
<
= 10mA) a 10-20
F capacitor and 1-5
F pump capacitors
will suffice. Table 2 shows V
RIPPLE
for different values of C3
(assume 1
ESR).
Table 1. R
OUT
vs. C1, C2
C1, C2 (
F)
R
OUT
(
)
0.05
4085
0.10
2084
0.47
510
1.00
285
3.30
145
5.00
125
10.00
105
22.00
94
100.00
87
Table 2. V
RIPPLE
Peak- to-Peak vs. C3 (I
OUT
= 10mA)
C3 (
F)
V
RIPPLE
(mV)
0.50
1020
1.00
520
3.30
172
5.00
120
10.00
70
22.00
43
100.00
25
Paralleling Devices
Paralleling multiple TC682s reduces the output resis-
tance of the converter. The effective output resistance is the
output resistance of a single device divided by the number
of devices. As illustrated in Figure 5, each requires separate
pump capacitors C
1
and C
2
, but all can share a single
reservoir capacitor.
5V Regulated Supply From A Single
3V Battery
Figure 6 shows a 5V power supply using one 3V
battery. The TC682 provides 6V at V
OUT
, which is regu-
lated to 5V by the negative LDO. The input to the TC682
can vary from 3V to 5.5V without affecting regulation appre-
ciably. A TC54 device is connected to the battery to detect
undervoltage. This unit is set to detect at 2.7V. With higher
input voltage, more current can be drawn from the outputs
of the TC682. With 5V at V
IN
, 10mA can be drawn from the
regulated output. Assuming 150
source resistance for the
converter, with I
L
= 10mA, the charge pump will droop 1.5V.
4-25
TELCOM SEMICONDUCTOR, INC.
7
6
5
4
3
1
2
8
TC682
INVERTING VOLTAGE DOUBLER
C
1
C
2
+
V
OUT
V
OUT
10
F
10
F
10
F
10
F
22
F
C
OUT
V
IN
V
IN
V
IN
GND
GND
NEGATIVE
SUPPLY
TC682
C
2
C
1
C
1
C
1
+
C
TC682
GND
+
+
+
+
+
2
C+
2
+
Figure 5. Paralleling TC682 for Lower Output Source Resistance
Figure 6. Negative Supply Derived from 3V Battery
C
1
C
1
V
IN
V
SS
V
IN
V
OUT
V
SS
V
IN
V
OUT
GND
TC682
3V
C
2
C
2
GROUND
5 SUPPLY
LOW BATTERY
NEGATIVE LDO
REGULATOR
TC54VC2702Exx
V
OUT
C
OUT
1
F
+
+
+
+
+
+
+
10
F
22
F
10
F