74AC11593
8-BIT BINARY COUNTER
WITH 3-STATE I/O INPUT REGISTERS
SCAS202 MARCH 1992 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Copyright
1993, Texas Instruments Incorporated
21
Parallel 3-State I/O: Register Inputs/
Counter Outputs
Counter Has Direct Overriding Load and
Clear
Flow-Through Architecture Optimizes
PCB Layout
Center-Pin V
CC
and GND Configurations
Minimize High-Speed Switching Noise
EPIC
t
(Enhanced-Performance Implanted
CMOS) 1-
m
m Process
500-mA Typical Latch-Up Immunity
at 125
C
Package Options Include Plastic
Small-Outline Packages and Standard
Plastic 300-mil DIPs
description
The 74AC11953 consists of a parallel input, an 8-bit storage register feeding an 8-bit counter, and a 3-state I/O
which provides parallel count outputs. Both the register and the counter have individual positive-edge triggered
clocks.
The function tables show the operation of the counter clock-enable (CCKEN, CCKEN) and output-enable (OE,
OE) inputs. A register clock-enable (RCK) input is also provided.
The counter (RCO) input has direct load and clear functions. A low-going RCO pulse will be obtained when the
counter reaches the hex word FF. Expansion is easily accomplished for two stages by connecting RCO of the
first stage to CCKEN of the second stage. Cascading for larger count chains can be accomplished by
connecting RCO of each stage to CCK of the following stage.
The 74AC11593 is characterized for operation from 40
C to 85
C.
INPUTS
OUTPUTS
A/QA THRU H/QH
L
H
L
H
COUNTER CLOCK ENABLE
CCKEN
Enable
Disable
Enable
Enable
CCKEN
L
L
H
H
INPUTS
OUTPUTS
A/QA THRU H/QH
L
H
L
H
OUTPUT ENABLE
OE
Input mode
Input mode
Output mode
Input mode
OE
L
L
H
H
Function Tables
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
A/Q
A
B/Q
B
C/Q
C
D/Q
D
GND
GND
GND
GND
E/Q
E
F/Q
F
G/Q
G
H/Q
H
CCK
CCLR
CCKEN
CCKEN
CLOAD
V
CC
V
CC
OE
OE
RCK
RCK
RCO
DW OR NT PACKAGE
(TOP VIEW)
EPIC is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
74AC11593
8-BIT BINARY COUNTER
WITH 3-STATE I/O INPUT REGISTERS
SCAS202 MARCH 1992 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
22
logic symbol
H/QH
G/QQ
F/QF
E/QE
D/QD
C/QC
B/QB
A/QA
RCK
RCK
CLOAD
CCK
CCKEN
CCKEN
CCLR
OE
OE
12
11
10
9
4
3
2
1
15
14
20
24
21
22
23
16
17
G4
EN6
CTR8
C3
4 +
> 1
CT = 0
5, 6
2D
1C2
G1
3D
RCO
13
CT = 255
Z5
&
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
74AC11593
8-BIT BINARY COUNTER
WITH 3-STATE I/O INPUT REGISTERS
SCAS202 MARCH 1992 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
23
logic diagram (positive logic)
H/QH
G/QG
F/QF
12
11
10
E/QE
D/QD
C/QC
9
4
3
B/QB
A/QA
RCK
RCK
CLOAD
CCK
CCKEN
CCKEN
CCLR
OE
OE
2
1
15
14
20
24
21
22
23
16
17
1
2
G2
RCO
13
1D
C1
S
T
R
R
T
S
C1
1D
1D
C1
S
T
R
R
T
S
C1
1D
1D
C1
S
T
R
R
T
S
C1
1D
1D
C1
S
T
R
R
T
S
C1
1D
74AC11593
8-BIT BINARY COUNTER
WITH 3-STATE I/O INPUT REGISTERS
SCAS202 MARCH 1992 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
24
typical operating sequence
00
FF
FE
FD
FC
Output Hex
Output Hex
Hex
Output
Output Hex
Output Hex
Input Hex FC
00
Output Hex
RCO
A/QA thru H/QH
RCK
RCK
CCKEN
CCKEN
CCK
CLOAD
CCLR
OE
OE
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
CC
0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, V
I
(see Note 1)
0.5 V to V
CC
+ 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, V
O
(see Note 1)
0.5 V to V
CC
+ 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, I
IK
(V
I
< 0 or V
I
> V
CC
)
20 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, I
OK
(V
O
< 0 or V
O
> V
CC
)
50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, I
O
(V
O
= 0 to V
CC
)
50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through V
CC
or GND
225 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range
65
C to 150
C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
74AC11593
8-BIT BINARY COUNTER
WITH 3-STATE I/O INPUT REGISTERS
SCAS202 MARCH 1992 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
25
recommended operating conditions (see Note 2)
MIN
NOM
MAX
UNIT
MIN
NOM
MAX
UNIT
VCC
Supply voltage
3
5
5.5
V
VCC = 3 V
2.1
VIH
High-level input voltage
VCC = 4.5 V
3.15
V
VCC = 5.5 V
3.85
VCC = 3 V
0.9
VIL
Low-level input voltage
VCC = 4.5 V
1.35
V
VCC = 5.5 V
1.65
VI
Input voltage
0
VCC
V
VO
Output voltage
0
VCC
V
VCC = 3 V
4
IOH
High-level output current
VCC = 4.5 V
24
mA
VCC = 5.5 V
24
VCC = 3 V
12
IOL
Low-level output current
VCC = 4.5 V
24
mA
VCC = 5.5 V
24
D
t /
D
v
Input transition rise or fall rate
0
10
ns / V
TA
Operating free-air temperature
40
85
C
NOTE 2: Unused or floating inputs must be held high or low.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25
C
MIN
MAX
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
MAX
UNIT
3 V
2.9
2.9
IOH = 50
m
A
4.5 V
4.4
4.4
5.5 V
5.4
5.4
VOH
IOH = 4 mA
3 V
2.58
2.48
V
OH
IOH = 24 mA
4.5 V
3.94
3.8
IOH = 24 mA
5.5 V
4.94
4.8
IOH = 75 mA
{
5.5 V
3.85
3 V
0.1
0.1
IOL = 50
m
A
4.5 V
0.1
0.1
5.5 V
0.1
0.1
VOL
IOL = 12 mA
3 V
0.36
0.44
V
OL
IOL = 24 mA
4.5 V
0.36
0.44
IOL = 24 mA
5.5 V
0.36
0.44
IOL = 75 mA
{
5.5 V
1.65
II
VI = VCC or GND
5.5 V
0.1
1
m
A
IOZ
VO = VCC or GND
5.5 V
0.5
5
m
A
ICC
VI = VCC or GND, IO = 0
5.5 V
8
80
m
A
Ci
VI = VCC or GND
5 V
4.5
pF
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
74AC11593
8-BIT BINARY COUNTER
WITH 3-STATE I/O INPUT REGISTERS
SCAS202 MARCH 1992 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
26
timing requirements over recommended operating free-air temperature range, V
CC
= 3.3 V
0.3 V
(unless otherwise noted) (see Figure 1)
TA = 25
C
MIN
MAX
UNIT
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency, CCK or RCK
40
40
MHz
CCK high or low
6
6
RCK high or low
6
6
tw
Pulse duration
RCK high or low
4.5
4.5
ns
CCLR low
7.5
7.5
CLOAD low
6.1
6.1
CCKEN low before CCK
5.2
5.2
CCKEN high before CCK
6.4
6.4
t
Setup time
CCLR high before CCK
1.7
1.7
ns
tsu
Setup time
CLOAD high before CCK
8.2
8.2
ns
RCK
before CLOAD
{
11.1
11.1
Data A thru H before RCK
2.3
2.3
th
Hold time
Data A thru H after RCK
0.5
0.5
ns
th
Hold time
All others
0.2
0.2
ns
timing requirements over recommended operating free-air temperature range, V
CC
= 5 V
0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25
C
MIN
MAX
UNIT
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency, CCK or RCK
70
70
MHz
CCK high or low
5
5
RCK high or low
5
5
tw
Pulse duration
RCK high or low
4.5
4.5
ns
CCLR low
5
5
CLOAD low
4.7
4.7
CCKEN low before CCK
3.1
3.1
CCKEN high before CCK
4.3
4.3
t
Setup time
CCLR high before CCK
1.1
1.1
ns
tsu
Setup time
CLOAD high before CCK
5.4
5.4
ns
RCK
before CLOAD
{
7.8
7.8
Data A thru H before RCK
2
2
th
Hold time
Data A thru H after RCK
1.1
1.1
ns
th
Hold time
All others
0.8
0.8
ns
This time insures the data saved by RCK
will also be loaded into the counter.
74AC11593
8-BIT BINARY COUNTER
WITH 3-STATE I/O INPUT REGISTERS
SCAS202 MARCH 1992 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
27
switching characteristics over recommended operating free-air temperature range,
V
CC
= 3.3 V
0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25
C
MIN
MAX
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
UNIT
fmax
40
40
MHz
tPLH
CCK
Q
6.8
14.4
19.3
6.8
22.4
ns
tPHL
CCK
Q
6.4
14.1
18.8
6.4
21.1
ns
tPLH
CLOAD
Q
6.7
17.3
23.6
6.7
27.1
ns
tPHL
CLOAD
Q
3.9
18.9
29.1
3.9
32.3
ns
tPHL
CCLR
Q
5.4
13
17.6
5.4
19.8
ns
tPZH
OE
Q
7.3
15.7
20.8
7.3
24.1
ns
tPZL
OE
Q
8
17.7
23.2
8
26.7
ns
tPZH
OE
Q
6.9
15.2
20.2
6.9
23.3
ns
tPZL
OE
Q
7.8
17.3
22.7
7.8
26.1
ns
tPHZ
OE
Q
6.4
10.3
13.8
6.4
15.2
ns
tPLZ
OE
Q
6.6
10.8
14.1
6.6
16.1
ns
tPHZ
OE
Q
5.7
9.6
12.8
5.7
14.1
ns
tPLZ
OE
Q
5.9
10.2
13.4
5.9
15.2
ns
tPLH
CCK
RCO
5.3
12
16
5.3
18.6
ns
tPHL
CCK
RCO
7.1
15.4
20.3
7.1
23.1
ns
tPLH
CLOAD
RCO
5.9
12.4
16.5
5.9
18.8
ns
tPHL
CLOAD
RCO
10.1
19.6
25.5
10.1
29.4
ns
tPLH
CCLR
RCO
5.6
12.3
16.6
5.6
19.2
ns
tPLH
RCK
RCO
8.6
17.3
22.2
8.6
25.8
ns
tPHL
RCK
RCO
10.3
20.3
26.2
10.3
30.3
ns
74AC11593
8-BIT BINARY COUNTER
WITH 3-STATE I/O INPUT REGISTERS
SCAS202 MARCH 1992 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
28
switching characteristics over recommended operating free-air temperature range,
V
CC
= 5 V
0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25
C
MIN
MAX
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
UNIT
fmax
70
70
MHz
tPLH
CCK
Q
4.1
8.7
12.4
4.1
14.3
ns
tPHL
CCK
Q
4.2
8.9
12.6
4.2
14.2
ns
tPLH
CLOAD
Q
3.7
10
15.3
3.7
17.4
ns
tPHL
CLOAD
Q
3.4
11.4
18.3
3.4
20.6
ns
tPHL
CCLR
Q
3.3
7.9
11.8
3.3
13.4
ns
tPZH
OE
Q
4.1
9.1
13.2
4.1
15.3
ns
tPZL
OE
Q
4.1
9.4
13.8
4.1
16
ns
tPZH
OE
Q
3.8
8.7
13
3.8
15
ns
tPZL
OE
Q
3.9
9.1
13.4
3.9
15.4
ns
tPHZ
OE
Q
4.2
7.6
10.6
4.2
11.6
ns
tPLZ
OE
Q
5.3
8.8
11.8
5.3
13.1
ns
tPHZ
OE
Q
4.4
7.3
10.1
4.4
11
ns
tPLZ
OE
Q
5.2
8.5
11.6
5.2
13
ns
tPLH
CCK
RCO
3.5
7.6
11.2
3.5
12.8
ns
tPHL
CCK
RCO
4.1
9.2
13.4
4.1
15.4
ns
tPLH
CLOAD
RCO
3.5
7.8
11.2
3.5
12.8
ns
tPHL
CLOAD
RCO
5.6
11.7
16.6
5.6
19
ns
tPLH
CCLR
RCO
3.6
8
11.6
3.6
13.4
ns
tPLH
RCK
RCO
5
10.3
14.4
5
16.7
ns
tPHL
RCK
RCO
5.5
11.7
16.6
5.5
19.2
ns
operating characteristics, V
CC
= 5 V, T
A
= 25
C
PARAMETER
TEST CONDITIONS
TYP
UNIT
C d
Power dissipation capacitance
Outputs enabled
CL = 50 pF
f = 1 MHz
66
pF
Cpd Power dissipation capacitance
Outputs disabled
CL = 50 pF, f = 1 MHz
15
pF
74AC11593
8-BIT BINARY COUNTER
WITH 3-STATE I/O INPUT REGISTERS
SCAS202 MARCH 1992 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
29
PARAMETER MEASUREMENT INFORMATION
50% VCC
50%
50%
50%
VCC
VCC
0 V
0 V
th
tsu
VOLTAGE WAVEFORMS
Data Input
tPLH
tPHL
tPHL
tPLH
VOH
VOH
VOL
VOL
50%
50%
VCC
0 V
50% VCC
50% VCC
Input
(see Note B)
Out-of-Phase
Output
In-Phase
Output
Timing Input
(see Note B)
50% VCC
VOLTAGE WAVEFORMS
From Output
Under Test
CL = 50 pF
(see Note A)
LOAD CIRCUIT
S1
2
VCC
500
500
Output
Control
(low-level
enabling)
Output
Waveform 1
S1 at 2
VCC
(see Note C)
Output
Waveform 2
S1 at GND
(see Note C)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
50%
50%
[
VCC
0 V
50% VCC
20% VCC
50% VCC
80% VCC
[
0 V
VCC
GND
Open
VOLTAGE WAVEFORMS
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
2
VCC
GND
TEST
S1
VCC
0 V
50%
50%
tw
VOLTAGE WAVEFORMS
Input
NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR
10 MHz, ZO = 50
, tr = 3 ns, tf = 3 ns.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one input transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
74AC11593
8-BIT BINARY COUNTER
WITH 3-STATE I/O INPUT REGISTERS
SCAS202 MARCH 1992 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
210
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL
APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER'S RISK.
In order to minimize risks associated with the customer's applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI's publication of information regarding any third
party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright
1998, Texas Instruments Incorporated
PDF 
ZIP