ChipFind - документация

Электронный компонент: 74AC16623DL

Скачать:  PDF   ZIP
74AC16623
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS172 D3680, JANUARY 1991 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Copyright
1993, Texas Instruments Incorporated
31
Member of the Texas Instruments
Widebus
TM
Family
Packaged in Plastic 300-mil Shrink
Small-Outline Package Using 25-mil
Center-to-Center Pin Spacings
Flow-Through Architecture Optimizes
PCB Layout
Distributed V
CC
and GND Pin Configuration
Minimizes High-Speed Switching Noise
EPIC
TM
(Enhanced-Performance Implanted
CMOS) 1-
m Process
500-mA Typical Latch-Up Immunity
at 125
C
description
The 74AC16623 is a 16-bit transceiver designed
for asynchronous communication between data
buses. The control function implementation allows
for maximum flexibility in timing.
This device can be used as two 8-bit transceivers
or one 16-bit transceiver. It allows data
transmission from the A bus to the B bus or from
the B bus to the A bus, depending upon the logic
level at the output-enable (OEBA and OEAB)
inputs. The output-enable inputs can be used to
disable the device so that the buses are effectively
isolated.
The dual-enable configuration gives the bus transceiver the capability to store data by simultaneous enabling
of OEBA and OEAB. Each output reinforces its input in this transceiver configuration. Thus, when both control
inputs are enabled and all other data sources to the two sets of bus lines are at high impedance, the bus lines
will remain at their last states.
The 74AC16623 is packaged in TI's shrink small-outline package (DL), which provides twice the I/O pin count
and functionality of standard small-outline packages in the same printed-circuit-board area.
The 74AC16623 is characterized for operation from 40
C to 85
C.
FUNCTION TABLE
(each 8-bit section)
INPUTS
OPERATION
OEBA
OEAB
OPERATION
L
L
B data to A bus
H
H
A data to B bus
H
L
Isolation
L
H
B data to A bus,
A data to B bus
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
EPIC and Widebus are trademarks of Texas Instruments Incorporated.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1OEAB
1B1
1B2
GND
1B3
1B4
V
CC
1B5
1B6
GND
1B7
1B8
2B1
2B2
GND
2B3
2B4
V
CC
2B5
2B6
GND
2B7
2B8
2OEAB
1OEBA
1A1
1A2
GND
1A3
1A4
V
CC
1A5
1A6
GND
1A7
1A8
2A1
2A2
GND
2A3
2A4
V
CC
2A5
2A6
GND
2A7
2A8
2OEBA
DL PACKAGE
(TOP VIEW)
74AC16623
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS172 D3680, JANUARY 1991 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
32
logic symbol
logic diagram (positive logic)
2OEBA
1OEBA
2B1
13
2A1
2OEAB
2OEBA
36
24
25
1B1
2
1A1
1OEAB
1OEBA
47
1
48
To Seven Other Channels
To Seven Other Channels
EN1
48
EN2
1
1OEAB
1A2
46
1A3
44
1A4
43
1A5
41
1A6
40
1A7
38
1A8
37
1A1
47
1B1
2
1B2
3
1B3
5
1B4
6
1B5
8
1B6
9
1B7
11
1B8
12
EN3
25
EN4
24
2OEAB
1
1
1
2
2A2
35
2A3
33
2A4
32
2A5
30
2A6
29
2A7
27
2A8
26
2A1
36
2B1
13
2B2
14
2B3
16
2B4
17
2B5
19
2B6
20
2B7
22
2B8
23
1
1
3
4
This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
CC
0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, V
I
(see Note 1)
0.5 V to V
CC
+ 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, V
O
(see Note 1)
0.5 V to V
CC
+ 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, I
IK
(V
I
< 0 or V
I
> V
CC
)
20 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, I
OK
(V
O
< 0 or V
O
> V
CC
)
50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, I
O
(V
O
= 0 to V
CC
)
50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through V
CC
or GND
400 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Maximum power package dissipation at T
A
= 55
C (in still air)
0.85 W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range
65
C to 150
C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
74AC16623
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS172 D3680, JANUARY 1991 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
33
recommended operating conditions (see Note 2)
MIN
NOM
MAX
UNIT
VCC
Supply voltage
3
5
5.5
V
VCC = 3 V
2.1
VIH
High-level input voltage
VCC = 4.5 V
3.15
V
VCC = 5.5 V
3.85
VCC = 3 V
0.9
VIL
Low-level input voltage
VCC = 4.5 V
1.35
V
VCC = 5.5 V
1.65
VI
Input voltage
0
VCC
V
VO
Output voltage
0
VCC
V
VCC = 3 V
4
IOH
High-level output current
VCC = 4.5 V
24
mA
VCC = 5.5 V
24
VCC = 3 V
12
IOL
Low-level output current
VCC = 4.5 V
24
mA
VCC = 5.5 V
24
t /
v
Input transition rise or fall rate
0
10
ns/ V
TA
Operating free-air temperature
40
85
C
NOTE 2: Unused or floating pins (input or I/O) must be held high or low.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25
C
MIN
MAX
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
MAX
UNIT
3 V
2.9
2.9
IOH = 50
A
4.5 V
4.4
4.4
5.5 V
5.4
5.4
VOH
IOH = 4 mA
3 V
2.58
2.48
V
I
24
A
4.5 V
3.94
3.8
IOL = 24 mA
5.5 V
4.94
4.8
IOH = 75 mA
5.5 V
3.85
3 V
0.1
0.1
IOL = 50
A
4.5 V
0.1
0.1
5.5 V
0.1
0.1
VOL
IOL = 12 mA
3 V
0.36
0.44
V
IOL = 24 mA
4.5 V
0.36
0.44
IOL = 24 mA
5.5 V
0.36
0.44
IOL = 75 mA
5.5 V
1.65
II
Control inputs
VI = VCC or GND
5.5 V
0.1
1
A
IOZ
A or B ports
VO = VCC or GND
5.5 V
0.5
5
A
ICC
VI = VCC or GND,
IO = 0
5.5 V
8
80
A
Ci
Control inputs
VI = VCC or GND
5 V
4.5
pF
Cio
A or B ports
VO = VCC or GND
5 V
16
pF
Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
For I/O ports, the parameter IOZ includes the input leakage current.
74AC16623
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS172 D3680, JANUARY 1991 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
34
switching characteristics over recommended operating free-air temperature range,
V
CC
= 3.3 V
0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25
C
MIN
MAX
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
UNIT
tPLH
A or B
B or A
2.7
8.1
10
2.7
11.2
ns
tPHL
A or B
B or A
3.1
9.3
11.4
3.1
12.5
ns
tPZH
OEBA
A
2.7
8.3
10.3
2.7
11.5
ns
tPZL
OEBA
A
3.5
11.8
14.2
3.5
15.6
ns
tPHZ
OEBA
A
4.8
7.7
9.3
4.8
9.9
ns
tPLZ
OEBA
A
4.1
7.5
9.2
4.1
9.8
ns
tPZH
OEAB
B
2.8
8.1
9.9
2.8
11.1
ns
tPZL
OEAB
B
3.8
10.7
14.1
3.8
15.1
ns
tPHZ
OEAB
B
4.7
7.5
9.1
4.7
9.5
ns
tPLZ
OEAB
B
4.3
7.3
8.9
4.3
9.3
ns
switching characteristics over recommended operating free-air temperature range,
V
CC
= 5 V
0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25
C
MIN
MAX
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
UNIT
tPLH
A or B
B or A
2.3
5.1
6.9
2.3
7.7
ns
tPHL
A or B
B or A
2.6
6
7.8
2.6
8.6
ns
tPZH
OEBA
A
2.1
5.3
6.8
2.1
7.6
ns
tPZL
OEBA
A
2.8
6.9
8.5
2.8
9.4
ns
tPHZ
OEBA
A
4.7
6.9
8.4
4.7
8.9
ns
tPLZ
OEBA
A
4
6.3
7.7
4
8.2
ns
tPZH
OEAB
B
2.3
5.2
6.7
2.3
7.5
ns
tPZL
OEAB
B
3
6.7
8.4
3
9.3
ns
tPHZ
OEAB
B
4.5
6.9
8.4
4.5
8.9
ns
tPLZ
OEAB
B
4
6.2
7.6
4
7.9
ns
operating characteristics, V
CC
= 5 V, T
A
= 25
C
PARAMETER
TEST CONDITIONS
TYP
UNIT
C d
Power dissipation capacitance per transceiver
Outputs enabled
CL = 50 pF
f = 1 MHz
47
pF
Cpd
Power dissipation capacitance per transceiver
Outputs disabled
CL = 50 pF, f = 1 MHz
8
pF
74AC16623
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS172 D3680, JANUARY 1991 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
35
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
CL = 50 pF
(see Note A)
LOAD CIRCUIT
S1
2
VCC
500
500
tPLH
tPHL
Output
Control
(low-level
enabling)
Output
Waveform 1
S1 at 2
VCC
(see Note C)
Output
Waveform 2
S1 at GND
(see Note C)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
50%
50%
50%
50%
[
VCC
VCC
0 V
50% VCC
50% VCC
VOH
VOL
0 V
50% VCC
20% VCC
50% VCC
80% VCC
[
0 V
VCC
GND
Open
Input
(see Note B)
Output
VOLTAGE WAVEFORMS
VOLTAGE WAVEFORMS
tPLH/tPHL
tPLZ/tPZL
tPHZ/tPZH
Open
2
VCC
GND
TEST
S1
NOTES: A. CL includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR
10 MHz, ZO = 50
, tr = 3 ns, tf = 3 ns.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. The outputs are measured one at a time with one input transition per measurement.
Figure 1. Load Circuit and Voltage Waveforms
74AC16623
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS
SCAS172 D3680, JANUARY 1991 REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
36
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL
APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER'S RISK.
In order to minimize risks associated with the customer's applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI's publication of information regarding any third
party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright
1998, Texas Instruments Incorporated