74ACT16254
16-BIT ADDRESS/DATA MULTIPLEXER
WITH 3-STATE OUTPUTS
SCAS527A AUGUST 1995 NOVEMBER 1995
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D
Member of the Texas Instruments
Widebus
TM
Family
D
Latch-Up Performance Exceeds 500 mA
Per JEDEC Standard JESD-17
D
Bus-Hold Inputs Eliminate the Need for
External Pullup Resistors
D
Typical V
OLP
(Output Ground Bounce)
< 0.8 V at V
CC
= 5 V, T
A
= 25
C
D
Distributed V
CC
and GND Pin Configuration
Minimizes High-Speed Switching Noise
D
Packaged in Plastic Thin Shrink
Small-Outline (DGG) Package
description
The 74ACT16254 is a dual 16-bit, noninverting
bus-interface device. The A and C ports perform
a transceiver function, like that of the 74ACT245.
The B and C ports perform the buffer/driver
function of the 74ACT244. The A and C port
outputs are designed to sink up to 12 mA.
The 74ACT16254 is designed for asynchronous
communication between data buses. The control
function implementation minimizes external
timing requirements.
Data transmission from the A port to the C port,
C port to A port, or B port to C port is accomplished
by setting the appropriate logic levels on the bus
enable (EN1 and EN2) inputs.
All outputs are disabled when logic highs are
placed on both EN1 and EN2; the buses are
effectively isolated.
The 74ACT16254 is packaged in TI's thin shrink
small-outline package (DGG), which provides
twice the I/O pin count and functionality of
standard small-outline packages in the same
printed-circuit-board area.
Active bus-hold circuitry is provided to hold unused or floating data and I/O pins at a valid logic level.
The 74ACT16254 is characterized for operation from 40
C to 85
C.
Copyright
1995, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Widebus is a trademark of Texas Instruments Incorporated.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
B1
B3
B6
B7
B9
GND
B11
B13
B15
V
CC
A16
A15
A14
GND
A13
A12
A11
A10
GND
A9
A8
A7
V
CC
A6
A5
A4
GND
A3
A2
A1
EN2
EN1
B2
B4
B6
B8
B10
GND
B12
B14
B16
V
CC
C16
C15
C14
GND
C13
C12
C11
C10
GND
C9
C8
C7
V
CC
C6
C5
C4
GND
C3
C2
C1
NC
NC
DGG PACKAGE
(TOP VIEW)
NC No internal connection
74ACT16254
16-BIT ADDRESS/DATA MULTIPLEXER
WITH 3-STATE OUTPUTS
SCAS527A AUGUST 1995 NOVEMBER 1995
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
FUNCTION TABLE
INPUTS
OPERATION
EN2
EN1
OPERATION
H
H
Isolation
H
L
B data to C bus
L
H
A data to C bus
L
L
C data to A bus
logic diagram, each port (positive logic)
C1
EN1
EN2
A1
B1
2:1
MUX
0
1
To 15 Other Channels
35
1
30
31
32
74ACT16254
16-BIT ADDRESS/DATA MULTIPLEXER
WITH 3-STATE OUTPUTS
SCAS527A AUGUST 1995 NOVEMBER 1995
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
CC
0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, V
I
(see Note 1)
0.5 V to V
CC
+ 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, V
O
(see Note 1)
0.5 V to V
CC
+ 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Current into any output in the low state, I
O
50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, I
IK
(V
I
< 0)
50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, I
OK
(V
O
< 0)
50mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through V
CC
or GND
100 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Maximum power dissipation at T
A
= 55
C (in still air) (see Note 2)
1 W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
stg
65
C to 150
C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation is calculated using a junction temperature of 150
C and a board trace length of 750 mils.
recommended operating conditions (see Note 3)
MIN
MAX
UNIT
VCC
Supply voltage
4.5
5.5
V
VIH
High-level input voltage
2
V
VIL
Low-level input voltage
0.8
V
VI
Input voltage
0
VCC
V
IOH
High-level output current
12
mA
IOL
Low-level output current
12
mA
t /
v
Input transition rise or fall rate
10
ns / V
TA
Operating free-air temperature
40
85
C
NOTE 3: Unused inputs must be held high or low to prevent them from floating.
74ACT16254
16-BIT ADDRESS/DATA MULTIPLEXER
WITH 3-STATE OUTPUTS
SCAS527A AUGUST 1995 NOVEMBER 1995
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VIK
VCC = 4.5 V,
II = 18 mA
1.2
V
VCC = 4.5 V,
IOH = 100
A
3
VOH
VCC = 5.5 V,
IOH = 100
A
4.2
V
VCC = 4.5 V,
IOH = 12 mA
3
VOL
VCC = 4.5 V to 5.5 V,
IOL = 100
A
0.1
V
VOL
VCC = 4.5 V,
IOL = 12 mA
0.4
V
II
VCC = 5.5 V,
VI = VCC or GND
Inputs only
10
A
I
h ld
VCC= 4.5 V,
VI = 2 V
A B or C port
100
A
I
hold
VCC = 4.5 V,
VI = 0.8 V
A, B, or C port
100
A
IOZ
VCC = 5.5 V,
VO = VCC or GND
20
A
ICC
VCC = 5.5 V,
IO = 0,
VI = VCC or GND
50
A
n
ICC
VCC = 5.5 V,
One input at 3.4 V,
500
A
n
ICC
Other inputs at VCC or GND
500
A
Ci
VCC = 5 V,
VI = VCC or GND
3.5
pF
Cio
VCC = 5 V,
VO = VCC or GND
5
pF
All typical values are at TA = 25
C.
The parameter IOZ includes the input-leakage current.
This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, C
L
= 50 pF (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25
C
UNIT
PARAMETER
(INPUT)
(OUTPUT)
MIN
TYP
MAX
UNIT
tpd
A or B
C
1.5
3.7
6.2
ns
tpd
C
A
1.5
3.3
5.5
ns
ten
EN1 or EN2
C
1.5
5.3
9.5
ns
tdis
EN1 or EN2
C
1.5
4.4
8
ns
ten
EN2
A
1.5
6.2
10.5
ns
tdis
EN2
A
1.5
4.8
8
ns
operating characteristics, T
A
= 25
C
PARAMETER
TEST CONDITIONS
TYP
UNIT
Cpd
Power dissipation capacitance
Outputs enabled
CL = 50 pF
f = 10 MHz
16
pF
Cpd
Power dissi ation ca acitance
Outputs disabled
CL = 50 F, f = 10 MHz
2
pF
74ACT16254
16-BIT ADDRESS/DATA MULTIPLEXER
WITH 3-STATE OUTPUTS
SCAS527A AUGUST 1995 NOVEMBER 1995
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
From Output
Under Test
CL = 50 pF
(see Note A)
LOAD CIRCUIT
S1
7 V
Open
GND
500
500
tPHL
tPLH
PROPAGATION DELAY TIMES
Output
Control
(low-level
enabling)
Output
Waveform 1
S1 at 7 V
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
VOL
VOH
tPZL
tPZH
tPLZ
tPHZ
1.5 V
1.5 V
1.5 V
1.5 V
3.5 V
3 V
0 V
1.5 V
1.5 V
VOH
VOL
0
1.5 V
VOL + 0.3 V
1.5 V
VOH 0.3 V
0 V
ENABLE AND DISABLE TIMES
VOLTAGE WAVEFORMS
VOLTAGE WAVEFORMS
3 V
Input
Output
3 V
0 V
1.5 V
1.5 V
tw
VOLTAGE WAVEFORMS
PULSE DURATION
Input
th
tsu
Data Input
Timing Input
1.5 V
3 V
0 V
1.5 V
1.5 V
3 V
0 V
VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES
tpd
tPLZ/tPZL
tPHZ/tPZH
Open
7 V
GND
TEST
S1
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR
1 MHz, ZO = 50
, tr
2.5 ns, tf
2.5 ns.
D. The outputs are measured one at a time with one input transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPHL and tPLH are the same as tpd.
Figure 1. Load Circuit and Voltage Waveforms
IMPORTANT NOTICE
Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL
APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO
BE FULLY AT THE CUSTOMER'S RISK.
In order to minimize risks associated with the customer's applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI's publication of information regarding any third
party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright
1998, Texas Instruments Incorporated
PDF 
ZIP