ChipFind - документация

Электронный компонент: 74AVCH32T245ZKER

Скачать:  PDF   ZIP
SN74AVCH32T245
32 BIT DUAL SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3 STATE OUTPUTS
SCES589B - AUGUST 2004 - REVISED APRIL 2005
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D
Member of the Texas Instruments
Widebus+
Family
D
Control Inputs V
IH
/V
IL
Levels Are
Referenced to V
CCA
Voltage
D
V
CC
Isolation Feature - If Either V
CC
Input
Is at GND, Both Ports Are in the
High-Impedance State
D
Overvoltage-Tolerant Inputs/Outputs Allow
Mixed-Voltage-Mode Data Communications
D
Fully Configurable Dual-Rail Design Allows
Each Port to Operate Over the Full 1.2-V to
3.6-V Power-Supply Range
D
I
off
Supports Partial-Power-Down Mode
Operation
D
I/Os Are 4.6-V Tolerant
D
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
D
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D
ESD Protection Exceeds JESD 22
- 8000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
description/ordering information
This 32-bit noninverting bus transceiver uses two separate configurable power-supply rails. The
SN74AVCH32T245 is optimized to operate with V
CCA
/V
CCB
set at 1.4 V to 3.6 V. It is operational with V
CCA
/V
CCB
as low as 1.2 V. The A port is designed to track V
CCA
. V
CCA
accepts any supply voltage from 1.2 V to 3.6 V. The
B port is designed to track V
CCB
. V
CCB
accepts any supply voltage from 1.2 V to 3.6 V. This allows for universal
low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.
The SN74AVCH32T245 is designed for asynchronous communication between data buses. The device
transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the
direction-control (DIR) input. The output-enable (OE) input can be used to disable the outputs so the buses are
effectively isolated.
The SN74AVCH32T245 is designed so that the control pins (1DIR, 2DIR, 3DIR, 4DIR, 1OE, 2OE, 3OE, and
4OE) are supplied by V
CCA
.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
The V
CC
isolation feature ensures that if either V
CC
input is at GND, then both ports are in the high-impedance
state.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors
with the bus-hold circuitry is not recommended.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullup
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION
TA
PACKAGE
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
-40
C to 85
C
LFBGA - GKE
Tape and reel
SN74AVCH32T245KR
WJ245
-40
C to 85
C
LFBGA - ZKE (Pb-free)
Tape and reel
74AVCH32T245ZKER
WJ245
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are
available at www.ti.com/sc/package.
Copyright
2005, Texas Instruments Incorporated
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Widebus+ is a trademark of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
SN74AVCH32T245
32 BIT DUAL SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3 STATE OUTPUTS
SCES589B - AUGUST 2004 - REVISED APRIL 2005
2
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
terminal assignments
1
2
3
4
5
6
A
1B2
1B1
1DIR
1OE
1A1
1A2
B
1B4
1B3
GND
GND
1A3
1A4
C
1B6
1B5
VCCB
VCCA
1A5
1A6
D
1B8
1B7
GND
GND
1A7
1A8
E
2B2
2B1
GND
GND
2A1
2A2
F
2B4
2B3
VCCB
VCCA
2A3
2A4
G
2B6
2B5
GND
GND
2A5
2A6
H
2B7
2B8
2DIR
2OE
2A8
2A7
J
3B2
3B1
3DIR
3OE
3A1
3A2
K
3B4
3B3
GND
GND
3A3
3A4
L
3B6
3B5
VCCB
VCCA
3A5
3A6
M
3B8
3B7
GND
GND
3A7
3A8
N
4B2
4B1
GND
GND
4A1
4A2
P
4B4
4B3
VCCB
VCCA
4A3
4A4
R
4B6
4B5
GND
GND
4A5
4A6
T
4B7
4B8
4DIR
4OE
4A8
4A7
FUNCTION TABLE
(each 8-bit section)
INPUTS
OPERATION
OE
DIR
OPERATION
L
L
B data to A bus
L
H
A data to B bus
H
X
Isolation
GKE OR ZKE PACKAGE
(TOP VIEW)
J
H
G
F
E
D
C
B
A
2
1
3
4
6
5
P
N
M
L
K
T
R
SN74AVCH32T245
32 BIT DUAL SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3 STATE OUTPUTS
SCES589B - AUGUST 2004 - REVISED APRIL 2005
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
logic diagram (positive logic)
To Seven Other Channels
1DIR
1A1
1B1
1OE
To Seven Other Channels
2DIR
2A1
2B1
2OE
A3
A5
H3
E5
A4
A2
H4
E2
To Seven Other Channels
3DIR
3A1
3B1
3OE
To Seven Other Channels
4DIR
4A1
4B1
4OE
J3
J5
T3
N5
J4
J2
T4
N2
SN74AVCH32T245
32 BIT DUAL SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3 STATE OUTPUTS
SCES589B - AUGUST 2004 - REVISED APRIL 2005
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, V
CCA
and V
CCB
-0.5 V to 4.6 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, V
I
(see Note 1): I/O ports (A port)
-0.5 V to 4.6 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
I/O ports (B port)
-0.5 V to 4.6 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Control inputs
-0.5 V to 4.6 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range applied to any output in the high-impedance or power-off state, V
O
(see Note 1): A port
-0.5 V to 4.6 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
B port
-0.5 V to 4.6 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage range applied to any output in the high or low state, V
O
(see Notes 1 and 2): A port
-0.5 V to V
CCA
+ 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
B port
-0.5 V to V
CCB
+ 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, I
IK
(V
I
< 0)
-50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, I
OK
(V
O
< 0)
-50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, I
O
50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through each V
CCA
, V
CCB
, and GND
100 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance,
JA
(see Note 3): GKE/ZKE package
40
C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
stg
-65
C to 150
C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES:
1. The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
2. The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
3. The package thermal impedance is calculated in accordance with JESD 51-7.
SN74AVCH32T245
32 BIT DUAL SUPPLY BUS TRANSCEIVER
WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3 STATE OUTPUTS
SCES589B - AUGUST 2004 - REVISED APRIL 2005
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
recommended operating conditions (see Notes 4 through 8)
VCCI
VCCO
MIN
MAX
UNIT
VCCA
Supply voltage
1.2
3.6
V
VCCB
Supply voltage
1.2
3.6
V
High-level input
Data inputs
1.2 V to 1.95 V
VCCI
0.65
VIH
High-level input
voltage
Data inputs
(see Note 7)
1.95 V to 2.7 V
1.6
V
VIH
voltage
(see Note 7)
2.7 V to 3.6 V
2
V
Low-level input
Data inputs
1.2 V to 1.95 V
VCCI
0.35
VIL
Low-level input
voltage
Data inputs
(see Note 7)
1.95 V to 2.7 V
0.7
V
VIL
voltage
(see Note 7)
2.7 V to 3.6 V
0.8
V
High-level input
DIR
1.2 V to 1.95 V
VCCA
0.65
VIH
High-level input
voltage
DIR
(referenced to VCCA)
1.95 V to 2.7 V
1.6
V
VIH
voltage
(referenced to VCCA)
(see Note 8)
2.7 V to 3.6 V
2
V
Low-level input
DIR
1.2 V to 1.95 V
VCCA
0.35
VIL
Low-level input
voltage
DIR
(referenced to VCCA)
1.95 V to 2.7 V
0.7
V
VIL
voltage
(referenced to VCCA)
(see Note 8)
2.7 V to 3.6 V
0.8
V
VI
Input voltage
0
3.6
V
VO
Output voltage
Active state
0
VCCO
V
VO
Output voltage
3-state
0
3.6
V
1.2 V
-3
1.4 V to 1.6 V
-6
IOH
High-level output current
1.65 V to 1.95 V
-8
mA
IOH
High-level output current
2.3 V to 2.7 V
-9
mA
3 V to 3.6 V
-12
1.2 V
3
1.4 V to 1.6 V
6
IOL
Low-level output current
1.65 V to 1.95 V
8
mA
IOL
Low-level output current
2.3 V to 2.7 V
9
mA
3 V to 3.6 V
12
t/
v
Input transition rise or fall rate
5
ns/V
TA
Operating free-air temperature
-40
85
C
NOTES:
4. VCCI is the VCC associated with the data input port.
5. VCCO is the VCC associated with the output port.
6. All unused data inputs of the device must be held at VCCI or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
7. For VCCI values not specified in the data sheet, VIH min = VCCI
0.7 V, VIL max = VCCI
0.3 V.
8. For VCCI values not specified in the data sheet, VIH min = VCCA
0.7 V, VIL max = VCCA
0.3 V.