2003-04-01 Page
1
MDST-0014-00
TLSI Incorporated, 770 Park Avenue
,
Huntington NY 11743
(631) 755-7005
Fax 631-755-7626
www.tlsi.com
Applications
Clock and Data Level Translation Ideal for use
where space is a premium
General Description
The TLSI T73LVP20 is a general purpose TTL (CMOS) to differential LVPECL translator operating from a
single 3.3V supply. The device accepts LVTTL or LVCMOS input and provides differential LVPECL outputs
referenced to the positive supply rail.
Features
350pS typical propagation delay
Differential LVPECL outputs
Flow-through pinout
-40
o
C to +85
o
C operating temperature
range
ESD rating >2000V (Human Body Model) or
>200V (Machine Model)
Available in 6-pin SOT package or 8-pin
SOIC package
!
1
2
3
4
5
6
TTL/CMOS
LVPECL
V
DD
Qn
Q
GND
D
NC
6 pin SOT
Preliminary Information
T73LVP20
TTL to Differential LVPECL Translator
Figure 1. Functional Block Diagram & Pin Assignment
!
1
2
3
4
6
7
8
TTL/
CMOS
LVPECL
5
NC
Q
QN
NC
GND
NC
D
V
DD
8 pin SOIC
Mass Storage
Base Stations
Central Office Clock Distribution
T73LVP20
2003-04-01 Page
2
MDST-0014-00
TLSI Incorporated, 770 Park Avenue
,
Huntington NY 11743
(631) 755-7005
Fax 631-755-7626
www.tlsi.com
Table 1. Pin Description
Name
Description
Type 8-SOIC Pin #
6-SOT Pin #
NC
No Connection
-
1, 6 , 4
4
Q
PECL data output
O
2
5
QN
PECL complementary data output
O
3
6
V
DD
Connect to 3.3V
P
8
1
D
CMOS/TTL data input
I
7
3
GND
Connect to ground
P
5
2
Legend: I = Input
O = Output
P = Power supply connection
Table 2. Absolute Maximum Ratings
Symbol Parameter
Conditions
Min
Typ
Max
Units
V
DD
Supply voltage
Referenced to GND
4.6
V
V
IN
Input voltage
Referenced to GND
-0.5
V
DD
V
I
OUT
Output current in LOW state
50
mA
T
STG
Storage
temperature
0 150
o
C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress
specifications only and correct functional operation of the device at these or any other conditions above those listed in the operational
sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product
reliability.
Table 3. Operating Conditions
Symbol Parameter
Conditions
Min Typ Max
Units
V
DD
Power Supply Voltage
3.0
3.6
V
T
A
Ambient
Temperature
-40 85
o
C
V
IH
Input HIGH Voltage
2.0
V
V
IL
Input LOW Voltage
0.8
V
t
Rin
Input rise time
10% to 90%
1
V/ns
t
Fin
Input fall time
90% to 10%
1
V/ns
T73LVP20
2003-04-01 Page
3
MDST-0014-00
TLSI Incorporated, 770 Park Avenue
,
Huntington NY 11743
(631) 755-7005
Fax 631-755-7626
www.tlsi.com
Table 4. DC Characteristics
T
A
= -40
o
C to +85
o
C, V
DD
= 3.0V to 3.6V unless otherwise stated below.
Symbol Parameter
Conditions Min
Typ
Max
Units
I
IH
Input HIGH Current
V
IN
= 2.7V
20
A
I
IL
Input LOW Current
V
IN
= 0.5V
-20
A
V
IK
Input Clamp Diode Voltage
I
IN
= -18mA
-1.2
V
-40
o
C 2.05
2290
2415
mV
25
o
C 2.05
2355 2480 mV
V
OH
Output HIGH Voltage
(1, 2)
85
o
C
V
DD
= 3.3V
2.05 2415 2540 mV
-40
o
C 1365
1490
1615
mV
25
o
C 1430
1555 1680 mV
V
OL
Output LOW Voltage
(1, 2)
85
o
C
V
DD
= 3.3V
1490 1615 1740 mV
I
DD
Power Supply Current
28
mA
Notes: 1. The T73LVP20 is designed to meet these specifications after thermal equilibrium has been established.
The circuit is in a test socket or mounted on a printed circuit board.
2. Q and QN outputs are loaded with 50 ohms to V
DD
-2 volts.
Table 5. AC Characteristics
T
A
= -40
o
C to +85
o
C, V
DD
= 3.0V to 3.6V
Symbol Parameter
Conditions Min
Typ
Max
Units
t
PLH
Propagation
Delay
(1)
0.35
0.9
ns
t
PHL
Propagation
Delay
(1)
0.35
0.9
ns
t
r
/t
f
Output Rise/Fall time
20-80%
0.25
0.3
0.7
ns
f
MAX
Maximum Input Frequency
LVTTL or LVCMOS input
400
MHz
f
MAX
Maximum Input Frequency
(2)
750mV peak-to-peak sine
wave centered around 1.5V
500 MHz
Notes: 1. Q and QN outputs are loaded with 50 ohms to V
DD
-2 volts.
2. Measured using a 750mV peak-to-peak, 50% duty cycle clock source.
T73LVP20
2003-04-01 Page
4
MDST-0014-00
TLSI Incorporated, 770 Park Avenue
,
Huntington NY 11743
(631) 755-7005
Fax 631-755-7626
www.tlsi.com
Ordering Information
Part Number
Marking
Shipping/Packaging
No. of
Pins
Package Temperature
T73LVP20S1 T73P20S1 Tubes
8
SOIC -40
C to +85
C
T73LVP20S1X
T73P20S1
Tape & Reel
8
SOIC
-40
C to +85
C
T73LVP20S2 T73P20S2 Tubes
6
SOT
-40
C to +85
C
T73LVP20S2X
T73P20S2
Tape & Reel
6
SOT
-40
C to +85
C
PDF 
ZIP