ChipFind - документация

Электронный компонент: CHX2090RBF

Скачать:  PDF   ZIP

Document Outline

CHX2090RBF
Ref. : DSCHX2090RBF2057 -26-Feb.02
1/6
Specifications subject to change without notice
United Monolithic Semiconductors S.A.S.
Route Dpartementale 128 - B.P.46 - 91401 Orsay Cedex France
Tel. : +33 (0)1 69 33 03 08 - Fax : +33 (0)1 69 33 03 09
12-24GHz Frequency Multiplier
GaAs Monolithic Microwave IC in SMD leadless package
Description

The monolithic microwave IC (MMIC) in the
package is a cascadable by 2 frequency
multiplier. It is designed for a wide range of
applications, from military to commercial
communication systems. The circuit is
manufactured with a PM-HEMT process,
0.25m gate length, via holes through the
substrate, air bridges and electron beam
gate lithography.

It is supplied in a new SMT leadless chip
carrier.
Main Features
Broadband performances : 11-13GHz (f
0
)
Output power 13dBm (at 2f
0
) for
P
in
= 12dBm (at f
0
)
Rejection better than 15dBc
(related to P
out
at 2f
0
)
SMT leadless package
Dimensions: 5.08 x 5.08 x 0.97 mm
3


SMT Package Dimensions
Please note that PIN 1 is located in the lower left corner of the package (front-side view) for all SMD-type packages from United Monolithic Semiconductors. It is indicated
by a triangle on the package lid. Starting with PIN 1 the other pads are numbered counter-clockwise (front-side view). ATTENTION: The dot on the backside of the
package (i.e. side with metallic pads) is just for fabrication purposes and does NOT indicate the location of PIN 1.
CHX2090RBF
12-24GHz Frequency Multiplier
Ref. : DSCHX2090RBF2057 -26-Feb.02
2/6
Specifications subject to change without notice
Route Dpartementale 128 , B.P.46 - 91401 ORSAY Cedex - FRANCE
Tel.: +33 (0)1 69 33 03 08 - Fax : +33 (0)1 69 33 03 09
Schematic
Typical Bias Conditions
for an ambient Temperature of +25C
Symbol Pin
No.
Parameter
Values Unit
Vd
5
Drain bias voltage
3.5
V
Vg2
6
Gate bias voltage (2nd stage)
-0.4
V
Vg1
7
Gate bias voltage (1st stage)
-0.9
V
Id2
5
Drain current (2nd stage)
26
mA
Id1
5
Drain current (1st stage)
14
mA
All other pins are not used for this device.

Absolute Maximum Ratings
Tamb. = 25C (1)
Symbol Parameter
Values
Unit
Vd
Drain bias voltage
5V
V
Id
Drain bias current
120
mA
Vg
Gate bias voltage
-2 to +0.4
V
Ta
Operating temperature range (2)
-40 to +85
C
Tstg
Storage temperature range
-55 to +155
C
(1)
Operation of this device above anyone of these parameters may cause permanent damage.
(2)
Upper temperature limit strongly dependent on motherboard design; ratings given for
ideal thermal coupling
12-24GHz Multiplier
CHX2090RBF
Ref. : DSCHX2090RBF2057 -26-Feb.02
3/6
Specifications subject to change without notice
Route Dpartementale 128 , B.P.46 - 91401 ORSAY Cedex - FRANCE
Tel.: +33 (0)1 69 33 03 08 - Fax : +33 (0)1 69 33 03 09
Typical results on PCB (recommended motherboard layout)

Bias conditions: Vd = 3.5 V , Vg1 = -0.9 V , Vg2 = -0.4V

Pout = f(Fin) for Pin = 12 dBm
-20
-15
-10
-5
0
5
10
15
20
9
10
11
12
13
14
15
Input Frequency (GHz)
O
u
tput Power (
d
B
m
)
Pout (2*Fin)
Pout (Fin)
Footprint
CHX2090RBF
12-24GHz Frequency Multiplier
Ref. : DSCHX2090RBF2057 -26-Feb.02
4/6
Specifications subject to change without notice
Route Dpartementale 128 , B.P.46 - 91401 ORSAY Cedex - FRANCE
Tel.: +33 (0)1 69 33 03 08 - Fax : +33 (0)1 69 33 03 09
Application note


The design of the motherboard has a strong impact on the over all performance
since the transition from the motherboard to the package is comparably large. In
case of the SMD type packages of United Monolithic Semiconductors the
motherboard should be designed according to the information given in the following
to achieve good performance. Other configurations are also possible but can lead to
different results. If you need advise please contact United Monolithic Semiconductors
for further information.

SMD type packages of UMS should allow design and fabrication of micro- and mm-
wave modules at low cost. Therefore, a suitable motherboard environment has been
chosen. All tests and verifications have been performed on Rogers RO4003. This
material exhibits a permittivity of 3.38 and has been used with a thickness of 200m
[8 mils] and a 1/2oz or less copper cladding. The corresponding 50 Ohm
transmission line has a strip width of about 460m [approx. 18 mils].

The contact areas on the motherboard for the package connections should be
designed according to the footprint given above. The proper via structure under the
ground pad is very important in order to achieve a good RF and lifetime
performance. All tests have been done by using a grid of plenty plated through vias
with a diameter of less than 200m [8 mils] and a spacing of less than 400m [16
mils] from the centres of two adjacent vias. The via grid should cover the whole
space under the ground pad and the vias closest to the RF ports should be located
near the edge of the pad to allow a good RF ground connection. Since the vias are
important for heat transfer, a proper via filling should be guaranteed during the
mounting procedure to get a low thermal resistance between package and heat sink.
For power devices the use of heat slugs in the motherboard instead of a via grid is
recommended.

For the mounting process the SMD type package can be handled as a standard
surface mount component. The use of either solder or conductive epoxy is possible.
The solder thickness after reflow should be typical 50m [2 mils] and the lateral
alignment between the package and the motherboard should be within 50m [2
mils]. Caution should be taken to obtain a good and reliable contact over the whole
pad areas. Voids or other improper connections, in particular, between the ground
pads of motherboard and package will lead to a deterioration of the RF performance
and the heat dissipation. The latter effect can reduce drastically reliability and lifetime
of the product.








12-24GHz Multiplier
CHX2090RBF
Ref. : DSCHX2090RBF2057 -26-Feb.02
5/6
Specifications subject to change without notice
Route Dpartementale 128 , B.P.46 - 91401 ORSAY Cedex - FRANCE
Tel.: +33 (0)1 69 33 03 08 - Fax : +33 (0)1 69 33 03 09









The RF ports comprise a DC blocking capacitor on chip level. The DC connections
include a first level of DC decoupling capacitors (typically 120pF) in the package.
However, all DC bias ports should be additionally connected to ground with 10nF
capacitors at board level to prevent the MMIC from oscillations. These parts should
be placed close to the SMD leadless package. If the same bias is required at
different DC ports, the lines should only be connected behind these block capacitors.

Further information on the application of the SMD leadless packages for GaAs
monolithic microwave ICs are given in the UMS Application Note AN0005.