ChipFind - документация

Электронный компонент: VSC7958

Скачать:  PDF   ZIP
VITESSE
SEMICONDUCTOR CORPORATION
Preliminary Data Sheet
VSC7958
2.5Gb/s High Speed Limiting Post Amplifier
for OC-48/SDH-16 Applications
G52184-0, Rev 3.0
Page 1
05/14/01
VITESSE
SEMICONDUCTOR CORPORATION 741 Calle Plano Camarillo, CA 93012
Tel: (800) VITESSE FAX: (805) 987-5896 Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Features
General Description
The Vitesse high speed limiting amplifier is intended for use as a post amplifier in wide band fiber optic
links with data rates up to 2.5Gb/s. This amplifier provides very high sensitivity and broadband operation with a
fully differential architecture. Additional features include on-chip, offset-correction circuitry to provide excel-
lent pulse width distortion characteristics.
VSC7958 Block Diagram
2.5Gb/s Data Rates (OC-48/SDH-16)
Input Offset Error Cancellation
Single 5V Power Supply
Fully Differential Architecture
A1
A2
+
-
VREF-
50
50
VIN+
VIN-
VREF+
VSS
GND
VOUT-
Chip Boundary
VOUT+
VBF
VBS
VBR
VITESSE
SEMICONDUCTOR CORPORATION
Preliminary Data Sheet
VSC7958
2.5Gb/s High Speed Limiting Post Amplifier
for OC-48/SDH-16 Applications
Page 2
G52184-0, Rev 3.0
05/14/01
VITESSE
SEMICONDUCTOR CORPORATION 741 Calle Plano Camarillo, CA 93012
Tel: (800) VITESSE FAX: (805) 987-5896 Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Table 1: Electrical Specifications
All min and max values are tested at V
SS
= -4.5V and -5.5V, unless otherwise noted. All min and max values are guaranteed from
T
CASE
= 0C to 85C, unless otherwise noted.
NOTE:(1) These values are not measured during production test. These values are results of engineering characterization.
Symbol
Parameter
Min
Typ
Max
Units
Conditions
V
IN
(1)
Input Voltage Swing
-
-
800
mV
p-p
Single-ended source
(V
IN
+) - (V
IN
-)
(1)
Input Voltage Swing
-
-
1600
mV
p-p
Differential source
(V
REF
+) - (V
REF
-)
Input Offset Voltage Swing
-
10
25
mV
V
IN
= 0
(V
OUT
+) - (V
OUT
-) Output Voltage Swing
320
500
1200
mV
p-p
Differential Output Swing.
V
IN
= 8mV, Differential
Input peak-to-peak
V
OFFSET
Output DC Offset Voltage
-
-0.5
-
V
Measured to ground
PW%
Output Pulse Width
90
100
110
%
t
R
, t
F
Rise and Fall Time
-
100
-
ps
20%-80%, 25C,
V
IN
= 50mV
G
Small Signal Gain
26
30
45
dB
V
IN
= 4mV
p-p
single-
ended
f
MAX
(1)
Small Signal -3dB Bandwidth
-
3
-
GHz
25C, V
IN
= 4mV
p-p
f
MIN
(1)
Low Frequency -3dB Cutoff
-
30
-
kHz
25C, V
IN
= 4mV
p-p
S
11
(1)
Input Return Loss Reference to 50
-
15
-
dB
At 1.5GHz
S
22
(1)
Output Return Loss Reference to 50
-
15
-
dB
At 1.5GHz
I
SS
Supply Current
-
80
100
mA
NF
(1)
Noise Figure
-
15
-
dB
8kHz to 18GHz
V
NR
(1)
Input Referred Wide Band Noise
-
170
-
V
rms
Total single-ended output
noise voltage divided by
small-signal gain. 8kHz to
18GHz
JC
Thermal Resistance
-
30
-
C/W
Junction-to-case
VITESSE
SEMICONDUCTOR CORPORATION
Preliminary Data Sheet
VSC7958
2.5Gb/s High Speed Limiting Post Amplifier
for OC-48/SDH-16 Applications
G52184-0, Rev 3.0
Page 3
05/14/01
VITESSE
SEMICONDUCTOR CORPORATION 741 Calle Plano Camarillo, CA 93012
Tel: (800) VITESSE FAX: (805) 987-5896 Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Figure 1: Typical Output Voltage vs. Input Voltage of Limiting Amplifier
Absolute Maximum Ratings
(1)
(at T
A
= 25
C
unless otherwise specified)
Power Supply Voltage (V
SS
) ...............................................................................................................-7V to -0.5V
Power Dissipation.............................................................................................................................................. 1W
All Pins ................................................................................................................................................V
SS
to + .5V
(VREF+) - (VIN+): .......................................................................................................................................... 2V
(VREF-) - (VIN-): ........................................................................................................................................... 2V
Storage Temperature Range (T
STG
)................................................................................................ -40C to 125C
Operating Temperature Range............................................................................................................0C to 100C
NOTE: (1) CAUTION: Stresses listed under "Absolute Maximum Ratings" may be applied to devices one at a time without caus-
ing permanent damage. Functionality at or above the values listed is not implied. Exposure to these values for extended
periods may affect device reliability.
Recommended Operating Conditions
Case Temperature Range (T
C
)..............................................................................................................0C to 85C
Negative Voltage Rail (V
SS
) .............................................................................................................-5.5V to -4.7V
Bit Rate = 2.488Gb/s NRZ and data pattern = 2
23
-1 PRBS, unless otherwise specified.
1
1000
100
10
1
13
Single-Ended Input Voltage (mV)
Output Voltage vs. Input Voltage
Single-Ended Output
V
oltage (mV)
20
100
260
500
VITESSE
SEMICONDUCTOR CORPORATION
Preliminary Data Sheet
VSC7958
2.5Gb/s High Speed Limiting Post Amplifier
for OC-48/SDH-16 Applications
Page 4
G52184-0, Rev 3.0
05/14/01
VITESSE
SEMICONDUCTOR CORPORATION 741 Calle Plano Camarillo, CA 93012
Tel: (800) VITESSE FAX: (805) 987-5896 Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Package Pin Descriptions
Figure 2: Pin Configuration
GND
GND
VOUT+
VOUT-
GND
GND
VBR
VSS
GND GND
VBF
VBS
.230
.030
.012
VREF+
VIN+
VIN-
VREF-
1
2
3
4
5
6
7
8
9
10
11
12
13
15
14
16
.366
.050
0.005
(TOP VIEW)
(SIDE VIEW)
*All values are typical in inches
VSC7958
VITESSE
SEMICONDUCTOR CORPORATION
Preliminary Data Sheet
VSC7958
2.5Gb/s High Speed Limiting Post Amplifier
for OC-48/SDH-16 Applications
G52184-0, Rev 3.0
Page 5
05/14/01
VITESSE
SEMICONDUCTOR CORPORATION 741 Calle Plano Camarillo, CA 93012
Tel: (800) VITESSE FAX: (805) 987-5896 Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Package Information
Figure 3: Package Dimensions
E1
D1
A2
E
D
A
e
R
R1
L
A1
Sholder
b
-- C --
-- C --
LEAD COPLANARITY
Key
Dimension
Tolerance
A
0.054
REF
A1
0.003
0.003
A2
0.050
REF
D
0.366
0.010
D1
0.225
0.005
E
0.366
0.010
E1
0.225
0.005
L
0.020
0.005
e
0.030
REF
b
0.012
Typ.
0-10
R
0.013
0.003
R1
0.013
0.003
Shoulder
0.020
All Dimensions in inches