ChipFind - документация

Электронный компонент: VSC9115

Скачать:  PDF   ZIP
VSC9115
B E N E F I T S :
Allocated bandwidth for each data channel can be dynamically changed,
without interrupting the traffic, utilizing the Link Capacity Adjustment
Scheme (LCAS) to signal bandwidth changes to the receiving end. This
makes the VSC9115 well suited for carrying multiple varying data flows
from different customers with excellent bandwidth allocation granularity
and efficiency.
Available data channels or payloads can be shared among any number
of the possible maximum 48 transport channels by utilizing contiguous
concatenation and/or Virtual Concatenation at AU-4/TU-3/VC-3,
STS-1/VC-3, or STS-3c/VC-4 levels.
A P P L I C A T I O N S :
Point-to-Point Linear Configurations Such as a Multi-Service Router/
Switch or Point-to-Point Transport
SONET/SDH ADM and TSI Switching Systems
Gigabit Ethernet Transport Applications Utilizing LAPS or GFP Frame
Encapsulations
Point-to-point Packet-over-SONET (PoS) Router Applications
Data Channels or Payloads Can be Shared Among up to 48 Transport
Channels by Using Contiguous Concatenation and/or Virtual Concatenation
S T A N D A R D S :
ANSI T1.105, Telcordia GR-253-CORE, and ITU-T G.707 Compliant
HDLC-Like Framing: PoS - RFC2615, LAPS - X.85, and X.86
OIF-SPI4-02.0 (OC-192) SPI-4.2 16-Bit Packet Interface
F E A T U R E S :
48 STS-1/VC-3, 48 TU-3/VC-3, or 16 STS-3c/VC-4 Virtual
Concatenation Groups
Link Capacity Adjustment Scheme (LCAS) with Hitless Adds and
Removes, and Fault Isolation
External DDR 64 bit SDRAM for Diverse Routing Applications with
Differential Delays of up to 108 ms
Flexible Payload Processing for Generic Framing Procedure (GFP)
with Support for Several Interfacing Formats including Ethernet Frames
Supports HDLC-Like Framing: PoS - RFC2615, LAPS - X.85, and X.86
System Packet Interface Level 4 (SPI-4), Phase 2, 16-Bit Interface
Dual 2.5 Gb/s Serial, STS-48/STM-16-like Backplane Interfaces or
Dual 4 x 622 Serial STS-12/STM-4-like Backplane Interfaces with
Performance Monitoring for Connection to Working and Protection
TSIs
Two-Level Pointer Generation and Interpretation for SDH Mapping
of TU-3/VC-3 into AU-4
Channelized Payload Mapping into AU-4/TU-3/VC-3, STS-1/VC-3,
STS-3c/VC-4, STS-12c/VC-4-4c, STS-48c/VC-4-16c, or Virtual Groups
Composed of AU-4/TU-3/VC-3s, STS-1/VC-3s, or STS-3c/VC-4s
Extensive Performance Monitoring Features
2.5 Gb/s Multi-Service SONET/SDH Mapper Device with Virtual Concatenation
NETWORK PRODUCTS
PB-VSC9115-001
Your Partner for Success.
For more information on Vitesse Products visit the Vitesse web site
at www.vitesse.com or contact Vitesse Sales at (800) VITESSE
or sales@vitesse.com
2002 Vitesse Semiconductor Corporation
The VSC9115 is a 2.5 Gb/s multi-service
SONET/SDH data mapping device that supports
both contiguously concatenated and virtually
concatenated transport channels.
The AU-3/TU-3/VC-3, STS-1/VC-3, and STS-3c/VC-4
transport channels may be virtually concatenated
to support larger custom transport channels. Up to 48 packet streams
can be mapped into these transport channels (up to 16 for STS-3c/VC-4).
Virtual concatenation of AU-3/TU-3/VC-3, STS-1/VC-3, or STS-3c/VC-4
transport channels into Virtual Groups is supported through SONET/SDH.
Path Overhead H4 byte is processed for payload identifiers, types,
and sequencing. Non-contiguous transport channels can be tagged
and linked through these overhead bytes to form larger, custom
transport channels.
(LCAS) protocol is supported by processing the H4 byte control packets
and reporting back member status.
Flexible Payload Processing for (GFP) is supported for several interfacing
formats including Ethernet Frames. It also supports HDLC-like framing:
PoS - RFC2615, LAPS - X.85, and X.86
G E N E R A L D E S C R I P T I O N :
S P E C I F I C A T I O N S :
Backplane Interface Speed: Dual 4 x 622 Mb/s Serial
Packet Interface Speed Out: 830 Mb/s or 622 Mb/s (16 bits), SPI-4
Phase 2 (or 700 Mb/s w / ext ref.)
Packet Interface Speed in: up to 830 Mb/s (16 bits), SPI-4 Phase 2
Virtual Concatenation Groups: Up to 48 (up to 16 for STS-3c/AU-4)
CPU Asynchronous Interface: MotorolaTM and IntelTM
CPU Synchronous Interface: PowerPCTM and IntelTM StrongARMTM
Diagnostic Interface: IEEE 1149.1 JTAG
Physical Package Configuration: 728-Pin TBGA
Maximum Power Dissipation: 11 W
Supply Voltages: +1.8 V and +2.5 V
Temperature Range: 0
C to +85 C Ambient
VSC9115
2.5 Gb/s Multi-Service SONET/SDH Mapper Device with Virtual Concatenation
741 Calle Plano
Camarillo, CA 93012, USA
Tel: +1 805.388.3700
Fax: +1 805.987.5896
www.vitesse.com
A P P L I C A T I O N D I A G R A M :