Document Outline
- WM8190
- DESCRIPTION
- FEATURES
- APPLICATIONS
- BLOCK DIAGRAM
- PIN CONFIGURATION
- ORDERING INFORMATION
- PIN DESCRIPTION
- ABSOLUTE MAXIMUM RATINGS
- RECOMMENDED OPERATING CONDITIONS
- ELECTRICAL CHARACTERISTICS
- INPUT VIDEO SAMPLING
- OUTPUT DATA TIMING
- SERIAL INTERFACE
- TYPICAL OVERALL SYSTEM PERFORMANCE
- DNL VS CODES
- INL vs CODES
- DEVICE DESCRIPTION
- INTRODUCTION
- INPUT SAMPLING
- RESET LEVEL CLAMPING (RLC)
- CDS/NON-CDS PROCESSING
- OFFSET ADJUST AND PROGRAMMABLE GAIN
- ADC INPUT BLACK LEVEL ADJUST
- OVERALL SIGNAL FLOW SUMMARY
- CALCULATING OUTPUT FOR ANY GIVEN INPUT
- OUTPUT FORMATS
- CONTROL INTERFACE
- TIMING REQUIREMENTS
- PROGRAMMABLE VSMP DETECT CIRCUIT
- REFERENCES
- POWER SUPPLY
- POWER MANAGEMENT
- LINE-BY-LINE OPERATION
- OPERATING MODES
- OPERATING MODE TIMING DIAGRAMS
- DEVICE CONFIGURATION
- RECOMMENDED EXTERNAL COMPONENTS
- PACKAGE DIMENSIONS
WM8190
(8 + 6) Bit Output 14-bit CIS/CCD AFE/Digitiser
Advanced Information, August 1999, Rev 3.0
WOLFSON MICROELECTRONICS LTD
Lutton Court, Bernard Terrace, Edinburgh, EH8 9NX, UK
Tel: +44 (0) 131 667 9386
Fax: +44 (0) 131 667 5176
Email: sales@wolfson.co.uk
http://www.wolfson.co.uk
Advanced Information data sheets contain
preliminary data on new products in the
preproduction phase of development.
Supplementary data will be published at a
later date.
1999 Wolfson Microelectronics Ltd
.
DESCRIPTION
The WM8190 is a 14-bit analogue front end/digitiser IC
which processes and digitises the analogue output signals
from CCD sensors or Contact Image Sensors (CIS) at pixel
sample rates of up to 6MSPS.
The device includes three analogue signal processing
channels each of which contains Reset Level Clamping,
Correlated Double Sampling and Programmable Gain and
Offset adjust functions. Three multiplexers allow single
channel processing. The output from each of these
channels is time multiplexed into a single high-speed 14-bit
Analogue to Digital Converter. The digital output data is
available in 8, 7 or 4-bit wide multiplexed format, with no
missing codes.
An internal 4-bit DAC is supplied for internal reference level
generation. This may be used during CDS to reference CIS
signals or during Reset Level Clamping to clamp CCD
signals. An external reference level may also be supplied.
ADC references are generated internally, ensuring optimum
performance from the device.
Using an analogue supply voltage of 5V and a digital
interface supply of either 5V or 3.3V, the WM8190 typically
only consumes 250mW when operating from a single
5V supply.
FEATURES
14-bit ADC
No missing codes guaranteed
6MSPS conversion rate
Low power 250mW typical
5V single supply or 5V/3.3V dual supply operation
Single or 3 channel operation
Correlated double sampling
Programmable gain (8-bit resolution)
Programmable offset adjust (8-bit resolution)
Programmable clamp voltage
8,7 or 4-bit wide multiplexed data output formats
Internally generated voltage references
28-pin SOIC package
Serial control interface
APPLICATIONS
Flatbed and sheetfeed scanners
USB compatible scanners
Multi-function peripherals
High-performance CCD sensor interface
BLOCK DIAGRAM
M
U
X
RINP (1)
DATA
I/O
P O R T
(9) SEN
V S M P
(5)
M C L K
(7)
VRLC/VBIAS
(26)
(11) SDI
(12) SCK
D V D D 2
(10)
TIMING CONTROL
C L
(6) RLC/ACYC
R L C
V
S
R
S
BINP (27)
GINP (28)
V R X
(25)
V R T
(24)
VREF/BIAS
(4) OEB
M
U
X
M
U
X
V R B
(23)
R L C
R L C
C D S
C D S
C D S
R
G
B
M
U
X
R
G
B
+
PGA
I/P SIGNAL
POLARITY
ADJUST
8
8
OFFSET
DAC
PGA
8
8
OFFSET
DAC
PGA
8
OFFSET
DAC
R L C
DAC
8
4
+
+
+
CONFIGURABLE
SERIAL
C O N T R O L
INTERFACE
14-
BIT
ADC
(22)
AGND1
(8)
D G N D
AVDD
(21)
D V D D 1
(3)
(13) OP[0]
(14) OP[1]
(15) OP[2]
(16) OP[3]
(17) OP[4]
(18) OP[5]
(19) OP[6]
(20) OP[7]/SDO
+
+
I/P SIGNAL
POLARITY
ADJUST
I/P SIGNAL
POLARITY
ADJUST
(2)
AGND2
WM8190
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
2
PIN CONFIGURATION
ORDERING INFORMATION
DEVICE
TEMP. RANGE
PACKAGE
XWM8190CDW/V
0 to 70
o
C
28-pin SOIC
SEN
OP[1]
OP[0]
S C K
SDI
D V D D 2
OP[7]/SDO
OP[2]
OP[3]
OP[4]
OP[5]
OP[6]
GINP
A G N D 1
V R B
V R T
VRX
VRLC/VBIAS
BINP
AVDD
D G N D
A G N D 2
D V D D 1
O E B
VSMP
RLC/ACYC
M C L K
RINP
1
2
3
4
5
6
7
8
9
1 0
1 1
1 2
1 3
1 4
2 8
2 7
2 6
2 5
2 4
2 3
2 2
2 1
2 0
1 9
1 8
1 7
1 6
1 5
PIN DESCRIPTION
PIN
NAME
TYPE
DESCRIPTION
1
RINP
Analogue input
Red channel input video.
2
AGND2
Supply
Analogue ground (0V).
3
DVDD1
Supply
Digital supply (5V) for logic and clock generator. This must be operated at the same
potential as AVDD.
4
OEB
Digital input
Output Hi-Z control, all digital outputs disabled when OEB = 1.
5
VSMP
Digital input
Video sample synchronisation pulse.
6
RLC/ACYC
Digital input
RLC (active high) selects reset level clamp on a pixel-by-pixel basis tie high if
used on every pixel. ACYC autocycles between R, G, B inputs.
7
MCLK
Digital input
Master clock. This clock is applied at N times the input pixel rate (N = 2, 3, 6, 8 or
any multiple of 2 thereafter depending on input sample mode).
8
DGND
Supply
Digital ground (0V).
9
SEN
Digital input
Enables the serial interface when high.
10
DVDD2
Supply
Digital supply (5V/3.3V), all digital I/O pins.
11
SDI
Digital input
Serial data input.
12
SCK
Digital input
Serial clock.
Digital multiplexed output data bus.
ADC output data (d13:d0) and error flags (F) are available in three multiplexed
formats as shown, under the control of register bit MUXOP[1:0].
See `Output Formats' description in Device Description section for further details.
8+6-bit
7+7-bit
4+4+4+2-bit
A
B
A
B
A
B
C
D
13
OP[0]
Digital output
d6
F
F
F
14
OP[1]
Digital output
d7
F
d7
d0
15
OP[2]
Digital output
d8
d0
d8
d1
16
OP[3]
Digital output
d9
d1
d9
d2
17
OP[4]
Digital output
d10
d2
d10
d3
d10
d6
d2
F
18
OP[5]
Digital output
d11
d3
d11
d4
d11
d7
d3
F
19
OP[6]
Digital output
d12
d4
d12
d5
d12
d8
d4
d0
20
OP[7]
Digital output
d13
d5
d13
d6
d13
d9
d5
d1
Alternatively, pin OP[7]/SDO may be used to output register read-back data when
OEB = 0 and SEN has been pulsed high. See Serial Interface description in Device
Description section for further details.
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
3
PIN
NAME
TYPE
DESCRIPTION
21
AVDD
Supply
Analogue supply (5V). This must be operated at the same potential as DVDD1.
22
AGND1
Supply
Analogue ground (0V).
23
VRB
Analogue output
Lower reference voltage.
This pin must be connected to AGND via a decoupling capacitor.
24
VRT
Analogue output
Upper reference voltage.
This pin must be connected to AGND via a decoupling capacitor.
25
VRX
Analogue output
Input return bias voltage.
This pin must be connected to AGND via a decoupling capacitor.
26
VRLC/VBIAS
Analogue I/O
Selectable analogue output voltage for RLC or single-ended bias reference.
This pin would typically be connected to AGND via a decoupling capacitor.
VRLC can be externally driven if programmed Hi-Z.
27
BINP
Analogue input
Blue channel input video.
28
GINP
Analogue input
Green channel input video.
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at
or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical
Characteristics at the test conditions specified
ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible
to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage
of this device.
As per JEDEC specifications A112-A and A113-B, this product requires specific storage conditions prior to surface mount
assembly. It is anticipated as having a Moisture Sensitivity Level of 2 and as such will be supplied in vacuum-sealed moisture
barrier bags.
CONDITION
MIN
MAX
Analogue supply voltage: AVDD
GND - 0.3V
GND + 7V
Digital supply voltages: DVDD1
-
2
GND - 0.3V
GND + 7V
Digital ground: DGND
GND - 0.3V
GND + 0.3V
Analogue grounds: AGND1
-
2
GND - 0.3V
GND + 0.3V
Digital inputs, digital outputs and digital I/O pins
GND - 0.3V
DVDD2 + 0.3V
Analogue inputs (RINP, GINP, BINP)
GND - 0.3V
AVDD + 0.3V
Other pins
GND - 0.3V
AVDD + 0.3V
Operating temperature range: T
A
0
C
+70
C
Storage temperature
-65
C
+150
C
Lead temperature (soldering, 10 sec)
+260
C
Lead temperature (soldering, 2 mins)
+183
C
Notes: 1.
GND denotes the voltage of any ground pin.
2.
AGND1, AGND2 and DGND pins are intended to be operated at the same potential. Differential voltages
between these pins will degrade performance.
RECOMMENDED OPERATING CONDITIONS
CONDITION
SYMBOL
MIN
TYP
MAX
UNITS
Operating temperature range
T
A
0
70
C
Analogue supply voltage
AVDD
4.75
5.0
5.25
V
Digital core supply voltage
DVDD1
4.75
5.0
5.25
V
5V I/O
DVDD2
4.75
5.0
5.25
V
Digital I/O supply voltage
3.3V I/O
DVDD2
2.97
3.3
3.63
V
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
4
ELECTRICAL CHARACTERISTICS
Test Conditions
AVDD = DVDD1 = DVDD2 = 4.75 to 5.25V, AGND = DGND = 0V, T
A
= 0 to 70
C, MCLK = 12MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Overall System Specification (including 14-bit ADC, PGA, Offset and CDS functions)
NO MISSING CODES GUARANTEED
Full-scale input voltage range
(see Note 1)
Max Gain
Min Gain
0.4
4.08
Vp-p
Vp-p
Input signal limits (see Note 2)
V
IN
0
AVDD
V
Full-scale transition error
Gain = 0dB;
PGA[7:0] = 4B(hex)
20
mV
Zero-scale transition error
Gain = 0dB;
PGA[7:0] = 4B(hex)
20
mV
Differential non-linearity
DNL
0.65
LSB
Integral non-linearity
INL
4
LSB
Channel to channel gain matching
1
%
References
Upper reference voltage
VRT
2.85
V
Lower reference voltage
VRB
1.35
V
Input return bias voltage
VRX
0.65
V
Diff. reference voltage (VRT-VRB)
V
RTB
1.5
V
Output resistance VRT, VRB, VRX
1
VRLC/Reset-Level Clamp (RLC)
RLC switching impedance
50
VRLC short-circuit current
5
mA
VRLC output resistance
2
VRLC Hi-Z leakage current
VRLC = 0 to AVDD
1
A
RLCDAC resolution
4
bits
RLCDAC step size, RLCDAC = 0
V
RLCSTEP
0.24
V/step
RLCDAC step size, RLCDAC = 1
V
RLCSTEP
0.16
V/step
RLCDAC output voltage at
code 0(hex), RLCDACRNG = 0
V
RLCBOT
0.40
V
RLCDAC output voltage at
code 0(hex), RLCDACRNG = 1
V
RLCBOT
0.25
V
RLCDAC output voltage at
code F(hex) RLCDACRNG, = 0
V
RLCTOP
4.20
V
RLCDAC output voltage at
code F(hex), RLCDACRNG = 1
V
RLCTOP
2.85
V
VRLC deviation
-50
+50
mV
Offset DAC, Monotonicity Guaranteed
Resolution
8
bits
Differential non-linearity
DNL
0.1
0.5
LSB
Integral non-linearity
INL
0.25
1
LSB
Step size
2.04
mV/step
Output voltage
Code 00(hex)
Code FF(hex)
-260
+260
mV
mV
Notes: 1.
Full-scale input voltage denotes the maximum amplitude of the input signal at the specified gain.
2.
Input signal limits are the limits within which the full-scale input voltage signal must lie.
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
5
Test Conditions
AVDD = DVDD1 = DVDD2 = 4.75 to 5.25V, AGND = DGND = 0V, T
A
= 0 to 70
C, MCLK = 12MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Programmable Gain Amplifier
Resolution
8
bits
Gain
]
0
:
7
[
PGA
283
208
-
V/V
Max gain, each channel
G
MAX
7.4
V/V
Min gain, each channel
G
MIN
0.74
V/V
Gain error, each channel
1
%
DIGITAL SPECIFICATIONS
Digital Inputs
High level input voltage
V
IH
0.8
DVDD2
V
Low level input voltage
V
IL
0.2
DVDD2
V
High level input current
I
IH
1
A
Low level input current
I
IL
1
A
Input capacitance
C
I
5
pF
Digital Outputs
High level output voltage
V
OH
I
OH
= 1mA
DVDD2 - 0.5
V
Low level output voltage
V
OL
I
OL
= 1mA
0.5
V
High impedance output current
I
OZ
1
A
Digital IO Pins
Applied high level input voltage
V
IH
0.8
DVDD2
V
Applied low level input voltage
V
IL
0.2
DVDD2
V
High level output voltage
V
OH
I
OH
= 1mA
DVDD2 - 0.5
V
Low level output voltage
V
OL
I
OL
= 1mA
0.5
V
Low level input current
I
IL
1
A
High level input current
I
IH
1
A
Input capacitance
C
I
5
pF
High impedance output current
I
OZ
1
A
Supply Currents
Total supply current
-
active
50
mA
Total analogue supply current
-
active
I
AVDD
47
mA
Digital core supply current,
DVDD1
-
active
2
mA
Digital I/O supply current,
DVDD2
-
active
1
mA
Supply current
-
full power down
mode
100
A
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
6
INPUT VIDEO SAMPLING
MCLK
VSMP
INPUT
VIDEO
t
P E R
t
V S M P S U
t
V S M P H
t
V S U
t
V H
t
R S U
t
R H
t
M C L K L
t
M C L K H
Figure 1 Input Video Timing
Test Conditions
AVDD = DVDD1 = DVDD2 = 4.75 to 5.25V, AGND = DGND = 0V, T
A
= 0 to 70
C, MCLK = 12MHz unless otherwise stated
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
MCLK period
t
PER
83.3
ns
MCLK high period
t
MCLKH
37.5
ns
MCLK low period
t
MCLKL
37.5
ns
VSMP set-up time
t
VSMPSU
10
ns
VSMP hold time
t
VSMPH
5
ns
Video level set-up time
t
VSU
15
ns
Video level hold time
t
VH
5
ns
Reset level set-up time
t
RSU
15
ns
Reset level hold time
t
RH
5
ns
Notes: 1.
t
VSU
and t
RSU
denote the set-up time required after the input video signal has settled.
2.
Parameters are measured at 50% of the rising/falling edge.
OUTPUT DATA TIMING
M C L K
OP[7:0]
t
P D
Figure 2 Output Data Timing
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
7
O E B
OP[7:0]
t
PZE
Hi-Z
t
PEZ
Hi-Z
Figure 3 Output Data Enable Timing
Test Conditions
AVDD = DVDD1 = DVDD2 = 4.75 to 5.25V, AGND = DGND = 0V, T
A
= 0 to 70
C, MCLK = 12MHz unless otherwise stated
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
Output propagation delay
t
PD
I
OH
= 1mA, I
OL
= 1mA
75
ns
Output enable time
t
PZE
50
ns
Output disable time
t
PEZ
25
ns
SERIAL INTERFACE
SCK
SDI
SEN
SDO
t
SPER
t
S C K L
t
S C K H
t
SSU
t
S H
t
SCE
t
S E W
t
SEC
t
S E R D
t
S C R D
M S B
L S B
t
S C R D Z
ADC DATA
ADC
DATA
REGISTER DATA
Figure 4 Serial Interface Timing
Test Conditions
AVDD = DVDD1 = DVDD2 = 4.75 to 5.25V, AGND = DGND = 0V, T
A
= 0 to 70
C, MCLK = 12MHz unless otherwise stated
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
SCK period
t
SPER
83.3
ns
SCK high
t
SCKH
37.5
ns
SCK low
t
SCKL
37.5
ns
SDI set-up time
t
SSU
10
ns
SDI hold time
t
SH
10
ns
SCK to SEN set-up time
t
SCE
20
ns
SEN to SCK set-up time
t
SEC
20
ns
SEN pulse width
t
SEW
50
ns
SEN low to SDO = Register data
t
SERD
35
ns
SCK low to SDO = Register data
t
SCRD
35
ns
SCK low to SDO = ADC data
t
SCRDZ
25
ns
Note:
Parameters are measured at 50% of the rising/falling edge
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
8
TYPICAL OVERALL SYSTEM PERFORMANCE
DNL VS CODES
-2
-1.5
-1
-0.5
0
0.5
1
1.5
2
0
1024
2048
3072
4096
5120
6144
7168
8192
9216
10240
11264
12288
13312
14336
15360
Output Data Code
DNL (LSB)
Figure 5 DNL Vs Output Data Codes
INL vs CODES
-16
-14
-12
-10
-8
-6
-4
-2
0
2
4
6
8
10
12
14
16
0
1024
2048
3072
4096
5120
6144
7168
8192
9216
10240
11264
12288
13312
14336
15360
Output Data Code
INL (LSB)
Figure 6 INL Vs Output Data Codes
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
9
DEVICE DESCRIPTION
INTRODUCTION
A block diagram of the device showing the signal path is presented on Page 1.
The WM8190 samples up to three inputs (RINP, GINP and BINP) simultaneously. The device then
processes the sampled video signal with respect to the video reset level or an internally/externally
generated reference level using either one or three processing channels.
Each processing channel consists of an Input Sampling block with optional Reset Level Clamping
(RLC) and Correlated Double Sampling (CDS), an 8-bit programmable offset DAC and an 8-bit
Programmable Gain Amplifier (PGA).
The ADC then converts each resulting analogue signal to a 14-bit digital word. The digital output from
the ADC is presented on an 8-bit wide bi-directional bus, with optional 8+6-bit, 7+7-bit or 4+4+4+2-bit
multiplexed formats.
On-chip control registers determine the configuration of the device, including the offsets and gains
applied to each channel. These registers are programmable via a serial interface.
INPUT SAMPLING
The WM8190 can sample and process one to three inputs through one or three processing channels
as follows:
Colour Pixel-by-Pixel: The three inputs (RINP, GINP and BINP) are simultaneously sampled for
each pixel and a separate channel processes each input. The signals are then multiplexed into the
ADC, which converts all three inputs within the pixel period.
Monochrome: A single chosen input (RINP, GINP, or BINP) is sampled, processed by the
corresponding channel, and converted by the ADC. The choice of input and channel can be changed
via the control interface, e.g. on a line-by-line basis if required.
Colour Line-by-Line: A single chosen input (RINP, GINP, or BINP) is sampled and multiplexed into
the red channel for processing before being converted by the ADC. The input selected can be
switched in turn (RINP
GINP
BINP
RINP...) together with the PGA and Offset DAC control
registers by pulsing the RLC/ACYC pin. This is known as auto-cycling. Alternatively, other sampling
sequences can be generated via the control registers. This mode causes the blue and green
channels to be powered down. Refer to the Line-by-Line Operation section for more details.
RESET LEVEL CLAMPING (RLC)
To ensure that the signal applied to the WM8190 lies within its input range (0V to AVDD) the CCD
output signal is usually level shifted by coupling through a capacitor, C
IN.
The RLC circuit clamps the
WM8190 side of this capacitor to a suitable voltage during the CCD reset period.
A typical input configuration is shown in Figure 7. A clamp pulse, CL, is generated from MCLK and
VSMP by the Timing Control Block. When CL is active the voltage on the WM8190 side of C
IN
, at
RINP, is forced to the VRLC/VBIAS voltage (V
VRLC
) by switch 1. When the CL pulse turns off, the
voltage at RINP initially remains at V
VRLC
but any subsequent variation in sensor voltage (from reset
to video level) will couple through C
IN
to RINP.
RLC is compatible with both CDS and non-CDS operating modes, as selected by switch 2. Refer to
the CDS/non-CDS Processing section.
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
10
TIMING CONTROL
S/H
4-BIT
RLC DAC
CL
+
+
-
TO OFFSET DAC
RLC
CDS
FROM CONTROL
INTERFACE
S/H
V
S
R
S
FROM CONTROL
INTERFACE
M C L K
V S M P
RLC/ACYC
INPUT SAMPLING
BLOCK FOR RED
CHANNEL
CDS
C
IN
RINP
VRLC/
VBIAS
2
1
EXTERNAL VRLC
VRLCEXT
Figure 7 Reset Level Clamping and CDS Circuitry
If auto-cycling is not required, RLC can be selected by pin RLC/ACYC. Figure 8 illustrates control of
RLC for a typical CCD waveform, with CL applied during the reset period.
The input signal applied to the RLC pin is sampled on the positive edge of MCLK that occurs during
each VSMP pulse. The sampled level, high (or low) controls the presence (or absence) of the internal
CL pulse on the next reset level. The position of CL can be adjusted by using control bits
CDSREF[1:0] (Figure 9).
If auto-cycling is required, pin RLC/ACYC is no longer available for this function and control bit
RLCINT determines whether clamping is applied.
MCLK
VSMP
RLC/ACYC
CL
(CDSREF = 01)
INPUT VIDEO
1
X
X
0
X
X
0
RGB
RGB
No RLC on this Pixel
RLC on this Pixel
Programmable Delay
RGB
Figure 8 Relationship of RLC Pin, MCLK and VSMP to Internal Clamp Pulse, CL
The VRLC/VBIAS pin can be driven internally by a 4-bit DAC (RLCDAC) by writing to control bits
RLCV[3:0]. The RLCDAC range and step size may be increased by writing to control bit
RLCDACRNG. Alternatively, the VRLC/VBIAS pin can be driven externally by writing to control bit
VRLCEXT to disable the RLCDAC and then applying a d.c. voltage to the pin.
CDS/NON-CDS PROCESSING
For CCD type input signals, the signal may be processed using CDS, which will remove pixel-by-pixel
common mode noise. For CDS operation, the video level is processed with respect to the video reset
level, regardless of whether RLC has been performed. To sample using CDS, control bit CDS must
be set to 1 (default), this controls switch 2 (Figure 7) and causes the signal reference to come from
the video reset level. The time at which the reset level is sampled, by clock R
s
/CL, is adjustable by
programming control bits CDSREF[1:0], as shown in Figure 9.
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
11
M C L K
V S M P
V S
R
S
/CL (CDSREF = 00)
R
S
/CL (CDSREF = 01)
R
S
/CL (CDSREF = 10)
R
S
/CL (CDSREF = 11)
Figure 9 Reset Sample and Clamp Timing
For CIS type sensor signals, non-CDS processing is used. In this case, the video level is processed
with respect to the voltage on pin VRLC/VBIAS, generated internally or externally as described
above. The VRLC/VBIAS pin is sampled by R
s
at the same time as V
s
samples the video level in this
mode.
OFFSET ADJUST AND PROGRAMMABLE GAIN
The output from the CDS block is a differential signal, which is added to the output of an 8-bit Offset
DAC to compensate for offsets and then amplified by an 8-bit PGA. The gain and offset for each
channel are independently programmable by writing to control bits DAC[7:0] and PGA[7:0].
In colour line-by-line mode the gain and offset coefficients for each colour can be multiplexed in order
(Red
Green
Blue
Red...) by pulsing the ACYC/RLC pin, or controlled via the FME,
ACYCNRLC and INTM[1:0] bits. Refer to the Line-by-Line Operation section for more details.
ADC INPUT BLACK LEVEL ADJUST
The output from the PGA must be offset to match the full-scale range of the ADC. For negative-going
input signals, a black level (zero differential) output from the PGA should be offset to the top of the
ADC range. For positive going input signal the black level should be offset to the bottom of the ADC
range. This is achieved by writing to control bits PGAFS[1:0].
OVERALL SIGNAL FLOW SUMMARY
Figure 10 represents the processing of the video signal through the WM8190.
V
RESET
V
VRLC
V
3
CDS = 1
CDS = 0
R L C E X T = 1
260mV*(DAC[7:0]-127.5)/127.5
a n a l o g
-
X
+
+
V
R L C S T E P
*RLCV[3:0] + V
R L C B O T
OP[13:0]
D
1
digital
A D C B L O C K
P G A
B L O C K
O F F S E T D A C
B L O C K
I N P U T
S A M P L I N G
B L O C K
D
2
CDS, RLCEXT,RLCV[3:0], DAC[7:0],
PGA[7:0], PGAFS[1:0] and INVOP are set
by programming internal control registers.
CDS=1 for CDS, 0 for non-CDS
V
IN
is RINP or GINP or BINP
V
R E S E T
is V
IN
sampled during reset clamp
V
V R L C
is voltage applied to VRLC pin
V
IN
x (16383/V
F S
)
+0 if PGAFS[1:0]=11
+16383 if PGAFS[1:0]=10
+8191 if PGAFS[1:0]=0x
PGA gain
A = 208/(283-PGA[7:0])
O U T P U T
I N V E R T
B L O C K
D2 = D1 if INVOP = 0
D2 = 16383-D1 if INVOP = 1
Offset
D A C
R L C
D A C
+
V
2
V
1
R L C E X T = 0
T O M U L T I -
P L E X E R F O R
8 - B I T O U T P U T
Figure 10 Overall Signal Flow
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
12
The INPUT SAMPLING BLOCK produces an effective input voltage V
1
. For CDS, this is the
difference between the input video level V
IN
and the input reset level V
RESET
. For non-CDS this is the
difference between the input video level V
IN
and the voltage on the VRLC/VBIAS pin, V
VRLC
,
optionally set via the RLC DAC.
The OFFSET DAC BLOCK then adds the amount of fine offset adjustment required to move the
black level of the input signal towards 0V, producing V
2
.
The PGA BLOCK then amplifies the white level of the input signal to maximise the ADC range,
outputting voltage V
3
.
The ADC BLOCK then converts the analogue signal, V
3
, to a 14-bit unsigned digital output, D
1
.
The digital output is then inverted, if required, through the OUTPUT INVERT BLOCK to produce D
2.
CALCULATING OUTPUT FOR ANY GIVEN INPUT
The following equations describe the processing of the video and reset level signals through
the WM8190.
INPUT SAMPLING BLOCK: INPUT SAMPLING AND REFERENCING
If CDS = 1, (i.e. CDS operation) the previously sampled reset level, V
RESET
, is subtracted from the
input video.
V
1
=
V
IN
- V
RESET
................................................................... Eqn. 1
If CDS = 0, (non-CDS operation) the simultaneously sampled voltage on pin VRLC is subtracted
instead.
V
1
=
V
IN
- V
VRLC
..................................................................... Eqn. 2
If RLCEXT = 1, V
VRLC
is an externally applied voltage on pin VRLC/VBIAS.
If RLCEXT = 0, V
VRLC
is the output from the internal RLC DAC.
V
VRLC
=
(V
RLCSTEP
RLCV[3:0]) + V
RLCBOT
................................. Eqn. 3
V
RLCSTEP
is the step size of the RLC DAC and V
RLCBOT
is the minimum output of the RLC DAC.
OFFSET DAC BLOCK: OFFSET (BLACK-LEVEL) ADJUST
The resultant signal V
1
is added to the Offset DAC output.
V
2
=
V
1
+ {260mV
(DAC[7:0]-127.5) } / 127.5 ..................... Eqn. 4
PGA NODE: GAIN ADJUST
The signal is then multiplied by the PGA gain,
V
3
=
V
2
208/(283- PGA[7:0]) ............................................... Eqn. 5
ADC BLOCK: ANALOGUE-DIGITAL CONVERSION
The analogue signal is then converted to a 14-bit unsigned number, with input range configured by
PGAFS[1:0].
D
1
[13:0] = INT{ (V
3
/V
FS
)
16383} + 8191
PGAFS[1:0] = 00 or 01 ...... Eqn. 6
D
1
[13:0] = INT{ (V
3
/V
FS
)
16383}
PGAFS[1:0] = 11 ............... Eqn. 7
D
1
[13:0] = INT{ (V
3
/V
FS
)
16383} + 16383 PGAFS[1:0] = 10 ............... Eqn. 8
where the ADC full-scale range, V
FS
= 3V
OUTPUT INVERT BLOCK: POLARITY ADJUST
The polarity of the digital output may be inverted by control bit INVOP.
D
2
[13:0] = D
1
[13:0]
(INVOP = 0) ....................... Eqn. 9
D
2
[13:0] = 16383 D
1
[13:0]
(INVOP = 1) ....................... Eqn. 10
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
13
OUTPUT FORMATS
The digital data output from the ADC is available to the user in 8/7/4-bit wide multiplexed formats by
setting control bits MUXOP[1:0]. Latency of valid output data with respect to VSMP is programmable
by writing to control bits DEL[1:0]. The latency for each mode is shown in the Operating Mode Timing
Diagrams section.
Figure 11 shows the output data formats for Modes 1 2 and 4 6. Figure 12 shows the output data
formats for Mode 3. Table 1 summarises the output data obtained for each format.
M C L K
4+4+4+2-BIT
OUTPUT
A
B
A
B
C
D
8+6 AND 7+7-BIT
OUTPUT
M C L K
4+4+4+2-BIT
OUTPUT
A
B
8+6 AND 7+7-BIT
OUTPUT
A B
C
D
A B
Figure 11 Output Data Formats (Modes 1
-
2, 4
-
6)
Figure 12 Output Data Formats (Mode 3)
OUTPUT
FORMAT
MUXOP[1:0]
OUTPUT
PINS
OUTPUT
8+6-bit
multiplexed
0X
OP[7:0]
A = d13, d12, d11, d10, d9, d8, d7, d6, d5
B = d4, d3, d2, d1, d0, CC, OVRNG
7+7-bit
10
OP[7:0]
A = d13, d12, d11, d10, d9, d8, d7, CC
B = d6, d5, d4, d3, d2, d1, d0, OVRNG
4+4+4+2-bit
(nibble)
11
OP[7:4]
A = d13, d12, d11, d10
B = d9, d8, d7, d6
C = d5, d4, d3, d2
D = d1, d0, CC, OVRNG
Table 1 Details of Output Data Shown in Figure 11 and Figure 12.
FLAGS
The following flags are output during multiplexed modes:
CC can be used in colour modes 1 and 5 to identify the green channel output, from which the blue
and red data can be identified.
INPUT
CC
RINP
0
GINP
1
BINP
0
Table 2 Input Sampled Flags CC[1:0]
OVRNG indicates that the current output data was produced by an input signal that exceeded the
input range limit of the device. 1 = out of range, 0 = within range.
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
14
CONTROL INTERFACE
The internal control registers are programmable via the serial digital control interface. The register
contents can be read back via the serial interface on pin OP[7]/SDO.
SERIAL INTERFACE: REGISTER WRITE
Figure 13 shows register writing in serial mode. Three pins, SCK, SDI and SEN are used. A six-bit
address (a5, 0, a3, a2, a1, a0) is clocked in through SDI, MSB first, followed by an eight-bit data
word (b7, b6, b5, b4, b3, b2, b1, b0), also MSB first. Each bit is latched on the rising edge of SCK.
When the data has been shifted into the device, a pulse is applied to SEN to transfer the data to the
appropriate internal register. Note all valid registers have address bit a4 equal to 0 in write mode.
S C K
S E N
SDI
a5
0
a3
a2
a1
a0
b7
b6
b5
b4
b3
b2
b1
b0
A d d r e s s
D a t a W o r d
Figure 13 Serial Interface Register Write
SERIAL INTERFACE: REGISTER READ-BACK
Figure 14 shows register read-back in serial mode. Read-back is initiated by writing to the serial bus
as described above but with address bit a4 set to 1, followed by an 8-bit dummy data word. Writing
address (a5, 1, a3, a2, a1, a0) will cause the contents (d7, d6, d5, d4, d3, d2, d1, d0) of
corresponding register (a5, 0, a3, a2, a1, a0) to be output MSB first on pin SDO (on the falling edge
of SCK). Note that pin SDO is shared with an output pin, OP[7], therefore OEB should always be
held low when register read-back data is expected on this pin. The next word may be read in to SDI
while the previous word is still being output on SDO.
S C K
S E N
SDI
a5
1
a3 a2 a1 a0
x
x
x
x
x
x
x
x
A d d r e s s
D a t a W o r d
d7 d6 d5 d4 d3 d2 d1 d0
O u t p u t D a t a W o r d
SDO/
OP[7]
O E B
Figure 14 Serial Interface Register Read-back
TIMING REQUIREMENTS
To use this device a master clock (MCLK) of up to 12MHz and a per-pixel synchronisation clock
(VSMP) of up to 6MHz are required. These clocks drive a timing control block, which produces
internal signals to control the sampling of the video signal. MCLK to VSMP ratios and maximum
sample rates for the various modes are shown in Table 5.
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
15
PROGRAMMABLE VSMP DETECT CIRCUIT
The VSMP input is used to determine the sampling point and frequency of the WM8190. Under
normal operation a pulse of 1 MCLK period should be applied to VSMP at the desired sampling
frequency (as shown in the Operating Mode Timing Diagrams) and the input sample will be taken on
the first rising MCLK edge after VSMP has gone low. However, in certain applications such a signal
may not be readily available. The programmable VSMP detect circuit in the WM8190 allows the
sampling point to be derived from any signal of the correct frequency, such as a CCD shift register
clock, when applied to the VSMP pin.
When enabled, by setting the VSMPDET control bit, the circuit detects either a rising or falling edge
(determined by POSNNEG control bit) on the VSMP input pin and generates an internal VSMP pulse.
This pulse can optionally be delayed by a number of MCLK periods, specified by the VDEL[2:0] bits.
Figure 15 shows the internal VSMP pulses that can be generated by this circuit for a typical clock
input signal. The internal VSMP pulse is then applied to the timing control block in place of the
normal VSMP pulse provided from the input pin. The sampling point then occurs on the first rising
MCLK edge after this internal VSMP pulse, as shown in the Operating Mode Timing Diagrams.
M C L K
V S M P
(VDEL = 000) INTVSMP
P O S N N E G = 1
(VDEL = 001) INTVSMP
(VDEL = 010) INTVSMP
(VDEL = 011) INTVSMP
(VDEL = 100) INTVSMP
(VDEL = 101) INTVSMP
(VDEL = 110) INTVSMP
(VDEL = 111) INTVSMP
P O S N N E G = 0
(VDEL = 000) INTVSMP
(VDEL = 001) INTVSMP
(VDEL = 010) INTVSMP
(VDEL = 011) INTVSMP
(VDEL = 100) INTVSMP
(VDEL = 101) INTVSMP
(VDEL = 110) INTVSMP
(VDEL = 111) INTVSMP
I N P U T
PINS
Figure 15 Internal VSMP Pulses Generated by Programmable VSMP Detect Circuit
REFERENCES
The ADC reference voltages are derived from an internal bandgap reference, and buffered to pins
VRT and VRB, where they must be decoupled to ground. Pin VRX is driven by a similar buffer, and
also requires decoupling. The output buffer from the RLCDAC also requires decoupling at pin
VRLC/VBIAS
POWER SUPPLY
The WM8190 can run from a 5V single supply or from split 5V (core) and 3.3V (digital interface)
supplies.
POWER MANAGEMENT
Power management for the device is performed via the Control Interface. The device can be powered
on or off completely by the EN bit. Alternatively, when control bit SELPD is high, only blocks selected
by further control bits (SELDIS[3:0]) are powered down. This allows the user to optimise power
dissipation in certain modes, or to define an intermediate standby mode to allow a quicker recovery
into a fully active state. In Line-by-line operation, the green and blue channel PGAs are automatically
powered down.
All the internal registers maintain their previously programmed value in power down modes and the
Control Interface inputs remain active. Table 3 summarises the power down control bit functions.
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
16
EN
SELDPD
0
0
Device completely powers down.
1
0
Device completely powers up.
X
1
Blocks with respective SELDIS[3:0] bit high are disabled.
Table 3 Power Down Control
LINE-BY-LINE OPERATION
Certain linear sensors (e.g. Contact Image Sensors) give colour output on a line-by-line basis. i.e. a
full line of red pixels followed by a line of green pixels followed by a line of blue pixels. In order to
accommodate this type of signal the WM8190 can be set into Monochrome mode, with the input
channel switched by writing to control bits CHAN[1:0] between every line. Alternatively, the WM8190
can be placed into colour line-by-line mode by setting the LINEBYLINE control bit. When this bit is
set the green and blue processing channels are powered down and the device is forced internally to
only operate in MONO mode (because only one colour is sampled at a time) through the red channel.
Figure 16 shows the signal path when operating in colour line-by-line mode.
RINP
SEN
V S M P
M C L K
VRLC/VBIAS
SDI
S C K
RLC/ACYC
R L C
BINP
GINP
INPUT
M U X
OFFSET
M U X
R L C
R
G
B
R
G
B
PGA
I/P SIGNAL
POLARITY
ADJUST
8
R L C
D A C
+
C O N F I G U R A B L E
SERIAL
C O N T R O L
INTERFACE
OP[7:0]
+
W M 8 1 9 0
14-
BIT
A D C
DATA
I/O
P O R T
8
OFFSET
D A C
PGA
M U X
TIMING CONTROL
C L
V
S
R
S
4
C D S
R L C
Figure 16 Signal Path When in Line-by-Line Mode
In this mode the input multiplexer and (optionally) the PGA/Offset register multiplexers can be auto-
cycled by the application of pulses to the RLC/ACYC input pin by setting the ACYCNRLC register bit.
The multiplexers change on the first MCLK rising edge after RLC/ACYC is taken high. Alternatively,
all three multiplexers can be controlled via the serial interface by writing to register bits INTM[1:0] to
select the desired colour. It is also possible for the input multiplexer to be controlled separately from
the PGA and Offset multiplexers. Table 4 describes all the multiplexer selection modes that are
possible.
FME
ACYCNRLC
NAME
DESCRIPTION
0
0
Internal,
no force mux
Input mux, offset and gain registers determined by
internal register bits INTM1, INTM0.
0
1
Auto-cycling,
no force mux
Input mux, offset and gain registers auto-cycled, RINP
GINP
BINP
RINP... on RLC/ACYC pulse.
1
0
Internal,
force mux
Input mux selected from internal register bits FM1, FM0;
Offset and gain registers selected from internal register
bits INTM1, INTM0.
1
1
Auto-cycling,
force mux
Input mux selected from internal register bits FM1, FM0;
Offset and gain registers auto-cycled, RINP
GINP
BINP
RINP... on RLC/ACYC pulse.
Table 4 Colour Selection Description in Line-by-Line Mode
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
17
OPERATING MODES
Table 5 summarises the most commonly used modes, the clock waveforms required and the register
contents required for CDS and non-CDS operation.
MODE
DESCRIPTION
CDS
AVAILABLE
MAX
SAMPLE
RATE
SENSOR
INTERFACE
DESCRIPTION
TIMING
REQUIRE-
MENTS
REGISTER
CONTENTS
WITH CDS
REGISTER
CONTENTS
WITHOUT
CDS
1
Colour
Pixel-by-Pixel
Yes
2MSPS
The 3 input channels
are sampled in
parallel. The signal is
then gain and offset
adjusted before being
multiplexed into a
single data stream
and converted by the
ADC, giving an output
data rate of 6MSPS
max.
MCLK max
= 12MHz
MCLK:
VSMP
ratio is 6:1
SetReg1:
03(hex)
SetReg1:
01(hex)
2
Monochrome/
Colour
Line-by-Line
Yes
2MSPS
As mode 1 except:
Only one input
channel at a time
is continuously
sampled.
MCLK max
= 12MHz
MCLK:
VSMP
ratio is 6:1
SetReg1:
07(hex)
SetReg1:
05(hex)
3
Fast
Monochrome/
Colour
Line-by-Line
Yes
4MSPS
Identical to mode 2
MCLK max
= 12MHz
MCLK:
VSMP
ratio is 3:1
Identical to
mode 2 plus
SetReg3:
bits 5:4 must
be set to
0(hex)
Identical to
mode 2
4
Maximum
speed
Monochrome/
Colour
Line-by-Line
No
6MSPS
Identical to mode 2
MCLK max
= 12MHz
MCLK:
VSMP
ratio is 2:1
CDS not
possible
SetReg1:
45(hex)
5
Slow Colour
Pixel-by-Pixel
Yes
1.5MSPS
Identical to mode 1
MCLK max
= 12MHz
MCLK:
VSMP
ratio is
2n:1, n
4
Identical to
mode 1
Identical to
mode 1
6
Slow
Monochrome/
Colour
Line-by-Line
Yes
1.5MSPS
Identical to mode 2
MCLK max
= 12MHz
MCLK:
VSMP
ratio is
2n:1, n
4
Identical to
mode 2
Identical to
mode 2
Table 5 WM8190 Operating Modes
Notes: 1.
In Monochrome mode, SetReg3 bits 7:6 determine which input is to be sampled.
2.
For Colour Line-by-Line, set control bit LINEBYLINE. For input selection, refer to Table 4, Colour Selection
Description in Line-by-Line Mode.
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
18
OPERATING MODE TIMING DIAGRAMS
The following diagrams show 8+6/7+7 multiplexed output data and MCLK, VSMP and input video
requirements for operation of the most commonly used modes as shown in Table 5. The diagrams
are identical for both CDS and non-CDS operation. Outputs from RINP, GINP and BINP are shown
as R, G and B respectively. X denotes invalid data.
M C L K
V S M P
INPUT VIDEO
OP[7:0]
(DEL = 00)
16.5 MCLK PERIODS
R
A
R
B
G
A
G
B
B
A
B
B
R
A
R
B
G
A
G
B
B
A
B
B
R
A
R
B
G
A
G
B
B
A
B
B
R
A
R
B
R
A
R
B
G
A
G
B
B
A
B
B
OP[7:0]
(DEL = 01)
B
A
B
B
R
A
R
B
G
A
G
B
B
A
B
B
R
A
R
B
G
A
G
B
B
A
B
B
R
A
R
B
G
A
G
B
B
A
B
B
B
A
B
B
R
A
R
B
G
A
G
B
OP[7:0]
(DEL = 10)
G
A
G
B
B
A
B
B
R
A
R
B
G
A
G
B
B
A
B
B
R
A
R
B
G
A
G
B
B
A
B
B
R
A
R
B
G
A
G
B
G
A
G
B
B
A
B
B
R
A
R
B
OP[7:0]
(DEL = 11)
R
A
R
B
G
A
G
B
B
A
B
B
R
A
R
B
G
A
G
B
B
A
B
B
R
A
R
B
G
B
G
A
B
A
B
B
R
A
R
B
R
A
R
B
G
A
G
B
B
A
B
B
B
A
B
B
G
A
G
B
B
A
B
B
R
A
R
B
R
A
R
B
G
A
G
B
G
A
G
B
B
A
B
B
Figure 17 Mode 1 Operation
16.5 MCLK PERIODS
X
M C L K
V S M P
INPUT VIDEO
OP[7:0] (DEL = 00)
R
A
R
B
X
X
X
R
A
R
B
X
X
X
X
R
A
R
B
X
X
X
X
R
A
R
B
X
X
X
X
R
A
R
B
OP[7:0] (DEL = 01)
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
OP[7:0] (DEL = 10)
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
OP[7:0] (DEL = 11)
R
A
R
B
X
X
X
R
A
R
B
X
X
X
X
R
A
R
B
X
X
X
X
R
A
R
B
X
X
X
X
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
Figure 18 Mode 2 Operation
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
19
M C L K
V S M P
OP[7:0]
(DEL = 00)
INPUT VIDEO
OP[7:0]
(DEL = 01)
OP[7:0]
(DEL = 10)
OP[7:0]
(DEL = 11)
23.5 MCLK PERIODS
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
Figure 19 Mode 3 Operation
M C L K
V S M P
INPUT VIDEO
OP[7:0]
(DEL = 00)
16.5 MCLK PERIODS
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
OP[7:0]
(DEL = 01)
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
OP[7:0]
(DEL = 10)
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
OP[7:0]
(DEL = 11)
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
R
A
R
B
Figure 20 Mode 4 Operation
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
20
16.5 MCLK PERIODS
M C L K
V S M P
INPUT
VIDEO
OP[7:0]
(DEL = 00)
X
X
R
A
R
B
G
A
G
B
B
A
B
B
X
X
R
A
R
B
G
A
G
B
B
A
B
B
X
X
R
A
R
B
G
A
G
B
B
A
B
B
OP[7:0]
(DEL = 01)
X
X
R
A
R
B
G
A
G
B
B
A
B
B
X
X
R
A
R
B
G
A
G
B
B
A
B
B
X
X
R
A
R
B
G
A
G
B
B
A
B
B
OP[7:0]
(DEL = 10)
X
X
R
A
R
B
G
A
G
B
B
A
B
B
X
X
R
A
R
B
G
A
G
B
B
A
B
B
X
X
R
A
R
B
G
A
G
B
B
A
B
B
OP[7:0]
(DEL = 11)
X
X
R
A
R
B
G
A
G
B
B
A
B
B
X
X
R
A
R
B
G
A
G
B
B
A
B
B
X
X
R
A
R
B
G
A
G
B
B
A
B
B
B
A
B
B
X
X
G
A
G
B
B
A
B
B
R
A
R
B
G
A
G
B
B
A
B
B
X
X
X
X
R
A
R
B
R
A
R
B
G
A
G
B
Figure 21 Mode 5 Operation (MCLK:VSMP Ratio = 8:1)
16.5 MCLK PERIODS
M C L K
V S M P
INPUT VIDEO
OP[7:0]
(DEL = 00)
X
X
R
A
R
B
X
X
X
X
X
X
R
A
R
B
X
X
X
X
X
X
R
A
R
B
X
X
X
X
X
X
OP[7:0]
(DEL = 01)
X
X
R
A
R
B
X
X
X
X
R
A
R
B
X
X
X
X
R
A
R
B
X
X
X
X
OP[7:0]
(DEL = 10)
X
X
R
A
R
B
X
X
X
X
X
X
X
X
R
A
R
B
X
X
X
X
OP[7:0]
(DEL = 11)
R
A
R
B
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
R
A
R
B
X
X
R
A
R
B
X
X
R
A
R
B
X
X
X
X
X
X
R
A
R
B
Figure 22 Mode 6 Operation (MCLK:VSMP Ratio = 8:1)
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
21
DEVICE CONFIGURATION
REGISTER MAP
The following table describes the location of each control bit used to determine the operation of the
WM8190. The register map is programmed by writing the required codes to the appropriate
addresses via the serial interface.
BIT
ADDRESS
<a5:a0>
DESCRIPTION
DEF
(hex)
RW
b7
b6
b5
b4
b3
b2
b1
b0
000001
Setup Reg 1
03
RW
MODE4
PGAFS[1]
PGAFS[0]
SELPD
MONO
CDS
EN
000010
Setup Reg 2
20
RW
DEL[1]
DEL[0]
RLCDACRNG
0
VRLCEXT
INVOP
MUXOP[1]
MUXOP[0]
000011
Setup Reg 3
1F
RW
CHAN[1]
CHAN[0]
CDSREF [1]
CDSREF [0]
RLCV[3]
RLCV[2]
RLCV[1]
RLCV[0]
000100
Software Reset
00
W
000101
Auto-cycle Reset
00
W
000110
Setup Reg 4
00
RW
FM[1]
FM[0]
INTM[1]
INTM[0]
RLCINT
FME
ACYCNRLC
LINEBYLINE
000111
Revision Number
41
R
001000
Setup Reg 5
00
RW
0
0
0
POSNNEG
VDEL[2]
VDEL[1]
VDEL[0]
VSMPDET
001001
Setup Reg 6
00
RW
0
0
0
0
SELDIS[3]
SELDIS[2]
SELDIS[1]
SELDIS[0]
001010
Reserved
00
RW
0
0
0
0
0
0
0
0
001011
Reserved
00
RW
0
0
0
0
0
0
0
0
001100
Reserved
00
RW
0
0
0
0
0
0
0
0
100000
DAC Value (Red)
80
RW
DAC[7]
DAC[6]
DAC[5]
DAC[4]
DAC[3]
DAC[2]
DAC[1]
DAC[0]
100001
DAC Value
(Green)
80
RW
DAC[7]
DAC[6]
DAC[5]
DAC[4]
DAC[3]
DAC[2]
DAC[1]
DAC[0]
100010
DAC Value (Blue)
80
RW
DAC[7]
DAC[6]
DAC[5]
DAC[4]
DAC[3]
DAC[2]
DAC[1]
DAC[0]
100011
DAC Value (RGB)
80
W
DAC[7]
DAC[6]
DAC[5]
DAC[4]
DAC[3]
DAC[2]
DAC[1]
DAC[0]
101000
PGA Gain (Red)
00
RW
PGA[7]
PGA[6]
PGA[5]
PGA[4]
PGA[3]
PGA[2]
PGA[1]
PGA[0]
101001
PGA Gain
(Green)
00
RW
PGA[7]
PGA[6]
PGA[5]
PGA[4]
PGA[3]
PGA[2]
PGA[1]
PGA[0]
101010
PGA Gain (Blue)
00
RW
PGA[7]
PGA[6]
PGA[5]
PGA[4]
PGA[3]
PGA[2]
PGA[1]
PGA[0]
101011
PGA Gain (RGB)
00
W
PGA[7]
PGA[6]
PGA[5]
PGA[4]
PGA[3]
PGA[2]
PGA[1]
PGA[0]
Table 6 Register Map
REGISTER MAP DESCRIPTION
The following table describes the function of each of the control bits shown in Table 7.
REGISTER
BIT
NO
BIT
NAME(S)
DEFAULT
DESCRIPTION
0
EN
1
Global power down: 0 = complete power down, 1 = fully active.
1
CDS
1
Select correlated double sampling mode: 0 = single ended mode,
1 = CDS mode.
2
MONO
0
Mono/colour select: 0 = colour, 1 = monochrome operation.
3
SELPD
0
Selective power down: 0 = no individual control,
1 = individual blocks can be disabled (controlled by SELDIS[3:0]).
Offsets PGA output to optimise the ADC range for different polarity sensor
output signals. Zero differential PGA input signal gives:
5:4
PGAFS[1:0]
00
00 = Zero output
(use for bipolar video)
01 = Zero output
10 = Full-scale positive output
(use for negative going video)
11 = Full-scale negative output
(use for positive going video)
Setup
Register 1
6
MODE4
0
Required when operating in MODE4: 0 = other modes, 1 = MODE4.
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
22
REGISTER
BIT
NO
BIT
NAME(S)
DEFAULT
DESCRIPTION
Determines the output data format.
1:0
MUXOP[1:0]
00
00 = 8-bit multiplexed (8+6 bits)
01 = 8-bit multiplexed (8+6 bits)
10 = 7-bit multiplexed mode (7+7 bits)
11 = 4-bit multiplexed mode (4+4+4+2
bits)
2
INVOP
0
Digitally inverts the polarity of output data.
0 = negative going video gives negative going output,
1 = negative-going video gives positive going output data.
3
VRLCEXT
0
When set powers down the RLCDAC, changing its output to Hi-Z, allowing
VRLC/VBIAS to be externally driven.
5
RLCDACRNG
1
Sets the output range of the RLCDAC.
0 = RLCDAC ranges from 0 to AVDD (approximately),
1 = RLCDAC ranges from 0 to VRT (approximately).
Sets the output latency in ADC clock periods.
1 ADC clock period = 2 MCLK periods except in Mode 3 where 1 ADC
clock period = 3 MCLK periods.
Setup
Register 2
7:6
DEL[1:0]
00
00 = Minimum latency
01 = Delay by one ADC clock
period
10 = Delay by two ADC clock periods
11 = Delay by three ADC clock
periods
3:0
RLCV[3:0]
1111
Controls RLCDAC driving VRLC pin to define single ended signal
reference voltage or Reset Level Clamp voltage. See Electrical
Characteristics section for ranges.
CDS mode reset timing adjust.
5:4
CDSREF[1:0]
01
00 = Advance 1 MCLK period
01 = Normal
10 = Retard 1 MCLK period
11 = Retard 2 MCLK periods
Monochrome mode channel select.
Setup
Register 3
7:6
CHAN[1:0]
00
00 = Red channel select
01 = Green channel select
10 = Blue channel select
11 = Reserved
Software
Reset
Any write to Software Reset causes all cells to be reset.
Auto-cycle
Reset
Any write to Auto-cycle Reset causes the auto-cycle counter to reset
to RINP.
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
23
REGISTER
BIT
NO
BIT
NAME(S)
DEFAULT
DESCRIPTION
0
LINEBYLINE
0
Selects line by line operation 0 = normal operation,
1 = line by line operation.
When line by line operation is selected MONO is forced to 1 and
CHAN[1:0] to 00 internally, ensuring that the correct internal timing signals
are produced. Green and Blue PGAs are also disabled to save power.
1
ACYCNRLC
0
When LINEBYLINE = 0 this bit has no effect.
When LINEBYLINE = 1 this bit determines the function of the RLC/ACYC
input pin and the input multiplexer and offset/gain register controls.
0 = RLC/ACYC pin enabled for Reset Level Clamp. Internal selection of
input and gain/offset multiplexers,
1 = Auto-cycling enabled by pulsing the RLC/ACYC input pin.
See Table 4, Colour Selection Description in Line-by-Line Mode for colour
selection mode details.
When auto-cycling is enabled, the RLC/ACYC pin cannot be used for
reset level clamping. The RLCINT bit may be used instead.
2
FME
0
When LINEBYLINE = 0 this bit has no effect.
When LINEBYLINE = 1 this bit controls the input force mux mode:
0 = No force mux, 1 = Force mux mode. Forces the input mux to be
selected by FM[1:0] separately from gain and offset multiplexers.
See Table 4 for details.
3
RLCINT
0
When LINEBYLINE = 1 and ACYCNRLC = 1 this bit is used to determine
whether Reset Level Clamping is used.
0 = RLC disabled, 1 = RLC enabled.
5:4
INTM[1:0]
00
Colour selection bits used in internal modes.
00 = Red, 01 = Green, 10 = Blue and 11 = Reserved.
See Table 4 for details.
Setup
Register 4
7:6
FM[1:0]
00
Colour selection bits used in input force mux modes.
00 = Red, 01 = Green, 10 = Blue and 11 = Reserved.
See Table 4 for details.
0
VSMPDET
0
0 = Normal operation, signal on VSMP input pin is applied directly to
Timing Control block.
1 = Programmable VSMP detect circuit is enabled. An internal
synchronisation pulse is generated from signal applied to VSMP input pin
and is applied to Timing Control block.
3:1
VDEL[2:0]
000
When VSMPDET = 0 these bits have no effect.
When VSMPDET = 1 these bits set a programmable delay from the
detected edge of the signal applied to the VSMP pin. The internally
generated pulse is delayed by VDEL MCLK periods from the detected
edge.
See Figure 15, Internal VSMP Pulses Generated for details.
Setup
Register 5
4
POSNNEG
0
When VSMPDET = 0 this bit has no effect.
When VSMPDET = 1 this bit controls whether positive or negative edges
are detected:
0 = Negative edge on VSMP pin is detected and used to generate internal
timing pulse.
1 = Positive edge on VSMP pin is detected and used to generate internal
timing pulse.
See Figure 15 for further details.
Setup
Register 6
3:0
SELDIS[3:0]
0000
Selective power disable register - activated when SELPD = 1.
Each bit disables respective cell when 1, enabled when 0.
SELDIS[0] = Red CDS, PGA
SELDIS[1] = Green CDS, PGA
SELDIS[2] = Blue CDS, PGA
SELDIS[3] = ADC
Table 7 Register Control Bits
WM8190
Advanced Information
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
24
RECOMMENDED EXTERNAL COMPONENTS
3
1 0
1
2 8
2 7
7
5
6
1 2
1 1
9
4
D V D D 1
D V D D 2
A G N D 1
R I N P
G I N P
B I N P
M C L K
V S M P
R L C / A C Y C
S C K
S E N
S D I
O E B
8
2 6
2 4
2 5
2 3
2 0
1 9
1 8
1 7
1 6
1 5
1 4
1 3
O P [ 0 ]
O P [ 1 ]
O P [ 2 ]
O P [ 3 ]
O P [ 4 ]
O P [ 5 ]
O P [ 6 ]
O P [ 7 ] / S D O
V R L C / V B I A S
V R X
V R T
V R B
A V D D
C 2
C 1
C 6
C 8
C 4
C 5
C 7
C 9
D V D D
A V D D
Video
Inputs
Timing
Signals
Interface
Controls
Output
Data
B u s
D G N D
A G N D
A G N D
A G N D
2 2
D G N D
2 1
C 3
A G N D
A G N D 2
2
C 1 1
C 1 0
D V D D
C 1 2
A V D D
+
+
+
D G N D
A G N D
W M 8 1 9 0
C1-9 should be fitted as close to WM8190 as possible.
N O T E S :
A G N D a n d D G N D s h o u l d b e c o n n e c t e d a s c l o s e t o W M 8 1 9 0 a s p o s s i b l e .
1.
2.
DVDD should be connected as close to WM8190 as possible.
3.
Figure 23 External Components Diagram
COMPONENT
REFERENCE
SUGGESTED
VALUE
DESCRIPTION
C1
100nF
De-coupling for DVDD1.
C2
100nF
De-coupling for DVDD2.
C3
100nF
De-coupling for AVDD.
C4
10nF
High frequency de-coupling between VRT and VRB.
C5
1
F
Low frequency de-coupling between VRT and VRB (non-polarised).
C6
100nF
De-coupling for VRB.
C7
100nF
De-coupling for VRX.
C8
100nF
De-coupling for VRT.
C9
100nF
De-coupling for VRLC.
C10
10
F
Reservoir capacitor for DVDD.
C11
10
F
Reservoir capacitor for DVDD.
C12
10
F
Reservoir capacitor for AVDD.
Table 8 External Components Descriptions
Advanced Information
WM8190
WOLFSON MICROELECTRONICS LTD
AI Rev 3.0 August 1999
25
PACKAGE DIMENSIONS
28
15
Symbols
Dimensions
(mm)
Dimensions
(Inches)
MIN
MAX
MIN
MAX
A
2.35
2.65
0.0926
0.1043
A
1
0.10
0.30
0.0040
0.0118
B
0.33
0.51
0.0130
0.0200
C
0.23
0.32
0.0091
0.0125
D
17.70
18.10
0.6969
0.7125
e
1.27 BSC
0.0500 BSC
E
7.40
7.60
0.2914
0.2992
h
0.25
0.75
0.0100
0.0290
H
10.00
10.65
0.3940
0.4190
L
0.40
1.27
0.0160
0.0500
0
o
8
o
0
o
8
o
REF:
JEDEC.95, MS-013
NOTES:
A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS (INCHES).
B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM (0.010IN).
D. MEETS JEDEC.95 MS-013, VARIATION = AE. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.
E. PIN ONE INDICATORS WILL BE LOCATED IN EITHER ZONE A OR ZONE B.
DM016.B
D: 28 PIN SOICW 7.5mm (0.3") Wide Body, 1.27mm Lead Pitch
L
E
H
D
e
B
1
14
A
0.10 (0.004)
SEATING PLANE
A1
-C-
h x 45
o
C
ZONE A
ZONE B
PDF 
ZIP