ChipFind - документация

Электронный компонент: WM8718EDS

Скачать:  PDF   ZIP

Document Outline

w
WM8718
24 Bit Differential Stereo DAC with Volume Control
WOLFSON MICROELECTRONICS plc
www.wolfsonmicro.com
Production Data, March 2004, Rev 4.1
Copyright
2004 Wolfson Microelectronics plc
DESCRIPTION
The WM8718 is a high performance differential stereo DAC
designed for audio applications such as DVD, home theatre
systems and digital TV. The WM8718 supports PCM data
input word lengths from 16 to 32-bits and sampling rates up
to 192kHz. The WM8718 consists of a serial interface port,
digital interpolation filters, multi-bit sigma delta modulators
and differential stereo DAC in a small 20-pin SSOP
package. The WM8718 includes a digitally controllable
mute, an attenuate function and zero flag output for each
channel.
The 3-wire serial control port provides access to a wide
range of features including on-chip mute, attenuation and
phase reversal.
The WM8718 is an ideal device to interface to AC-3
,
DTS
, and MPEG audio decoders for surround sound
applications, or for use in DVD players including those
supporting DVD-A.
FEATURES
24 bit Stereo DAC
Fully Differential Voltage Outputs
Audio
Performance
-
111dB SNR (`A' weighted @ 48kHz) DAC
- -100dB
THD
DAC Sampling Frequency: 8kHz - 192kHz
3 Wire Serial Control Interface
Programmable Audio Data Interface Modes
-
I
2
S, Left, Right Justified, DSP
-
16/20/24/32 bit Word Lengths
Independent Digital Volume Control on Each Channel with
127.5dB Range in 0.5dB Steps
Independent Zero Flag Outputs
3.0V - 5.5V Supply Operation
20-pin
SSOP
Package
APPLICATIONS
CD, DVD, and DVD-Audio Players
Home theatre systems
Professional mixing desks
BLOCK DIAGRAM
AUDIO
INTERFACE
ATT/
MUTE
CONTROL
INTERFACE
BCKIN
VOUTLN
VOUTRN
SIGMA
DELTA
MODULATOR
LRCIN
DIN
ATT/
MUTE
SIGMA
DELTA
MODULATOR
DIGITAL
FILTERS
MCLK
SC
LK
SD
IN
LAT
C
H
VMID
DAC
DAC
VR
E
F
N
VR
E
F
P
VOUTRP
VOUTLP
ZEROFL
ZEROFR
AG
N
D
AV
D
D
DG
ND
DV
D
D
W
WM8718
WM8718
Production Data
w
PD Rev 4.1 March 2004
2
TABLE OF CONTENTS

DESCRIPTION ............................................................................................................1
FEATURES..................................................................................................................1
APPLICATIONS ..........................................................................................................1
BLOCK DIAGRAM ......................................................................................................1
TABLE OF CONTENTS ..............................................................................................2
PIN CONFIGURATION................................................................................................3
ORDERING INFORMATION .......................................................................................3
PIN DESCRIPTION .....................................................................................................4
ABSOLUTE MAXIMUM RATINGS ..............................................................................5
DC ELECTRICAL CHARACTERISTICS .....................................................................6
ELECTRICAL CHARACTERISTICS ...........................................................................6
TERMINOLOGY ................................................................................................................. 7
MASTER CLOCK TIMING .................................................................................................. 8
DIGITAL AUDIO INTERFACE TIMINGS ............................................................................ 8
3-WIRE SERIAL CONTROL INTERFACE TIMING ............................................................ 9
DEVICE DESCRIPTION ............................................................................................10
INTRODUCTION ...............................................................................................................10
CLOCKING SCHEMES .....................................................................................................10
DIGITAL AUDIO INTERFACE ...........................................................................................10
AUDIO DATA SAMPLING RATES.....................................................................................12
REGISTER MAP ...............................................................................................................14
DIGITAL FILTER CHARACTERISTICS.............................................................................21
DAC FILTER RESPONSES...............................................................................................21
DIGITAL DE-EMPHASIS CHARACTERISTICS ........................................................22
TYPICAL PERFORMANCE.......................................................................................23
APPLICATIONS INFORMATION ..............................................................................24
RECOMMENDED EXTERNAL COMPONENTS ................................................................24
RECOMMENDED EXTERNAL COMPONENTS VALUES .................................................24
RECOMMENDED ANALOGUE LOW PASS FILTER FOR PCM DATA FORMAT
(OPTIONAL) ..............................................................................................................25
PACKAGE DIMENSIONS .........................................................................................26
IMPORTANT NOTICE ...............................................................................................27
ADDRESS: ........................................................................................................................27
WM8718
Production Data
w
PD Rev 4.1 March 2004
3
PIN CONFIGURATION
SCLK
SDIN
ZEROFR
DIN
AGND
DGND
LRCIN
VOUTLP
VOUTLN
LATCH
VOUTRN
WM8718
16
15
14
20
19
18
17
5
6
7
1
2
3
4
VMID
VREFP
AVDD
DVDD
13
12
11
8
9
10
VOUTRP
MCLK
BCKIN
VREFN
ZEROFL
ORDERING INFORMATION
DEVICE TEMP.
RANGE PACKAGE
MOISTURE SENSITIVITY
LEVEL
PEAK SOLDERING
TEMP
WM8718EDS
-25 to +85
o
C 20-pin
SSOP
MSL1 240C
WM8718EDS/R
-25 to +85
o
C
20-pin SSOP
(tape and reel)
MSL1 240C
WM8718SEDS
-25 to +85
o
C
20-pin SSOP
(lead free)
MSL1 260C
WM8718SEDS/R
-25 to +85
o
C
20-pin SSOP
(lead free, tape and reel)
MSL1 260C
Note:
Reel quantity = 2,000
WM8718
Production Data
w
PD Rev 4.1 March 2004
4
PIN DESCRIPTION
PIN NAME
TYPE
DESCRIPTION
1 LRCIN
Digital
Input
PCM DAC Sample Rate Clock Input
2 DVDD
Supply
Positive Digital Supply
3 DGND
Supply
Ground Digital Supply
4 AVDD
Supply
Positive Analogue Supply
5 VREFP
Supply
Positive DAC reference Supply
6 VREFN
Supply
Negative DAC reference Supply
7 AGND
Supply
Ground Analogue Supply
8 VMID
Analogue
Output Mid Rail Decoupling Point
9 VOUTRP
Analogue
Output Right Channel DAC Output Positive
10 VOUTRN
Analogue
Output
Right Channel DAC Output Negative
11 VOUTLN
Analogue
Output
Left Channel DAC Output Negative
12 VOUTLP
Analogue
Output
Left Channel DAC Output Positive
13 LATCH
Digital
Input
P.U. Serial Control Load Input
14 SDIN
Digital
Input
Serial Control Data Input
15 SCLK
Digital
Input
P.D. Serial Control Data Input Clock
16
ZEROFR
Digital Output (Open drain) P.D. Infinite ZERO Detect Flag for Right Channel
17
ZEROFL
Digital Output (Open drain) P.D. Infinite ZERO Detect Flag for Left Channel
18 MCLK
Digital
Input
Master Clock Input
19 BCLKIN
Digital
Input
PCM Audio Data Bit Clock Input
20 DIN
Digital
Input
PCM Serial Audio Data Input
Note:
Digital input pins have Schmitt trigger input buffers. Pins marked `P.U.` or `P.D.` have an internal pull-up or pull-down resistor.
WM8718
Production Data
w
PD Rev 4.1 March 2004
5
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at
or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical
Characteristics at the test conditions specified.
ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible
to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage
of this device.
Wolfson tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage
conditions prior to surface mount assembly. These levels are:
MSL1 = unlimited floor life at <30
C / 85% Relative Humidity. Not normally stored in moisture barrier bag.
MSL2 = out of bag storage for 1 year at <30
C / 60% Relative Humidity. Supplied in moisture barrier bag.
MSL3 = out of bag storage for 168 hours at <30
C / 60% Relative Humidity. Supplied in moisture barrier bag.
The Moisture Sensitivity Level for each package type is specified in Ordering Information.
CONDITION
MIN MAX
Digital supply voltage (DVDD)
-0.3V +7V
Analogue supply voltage (AVDD)
-0.3V +7V
Voltage range digital inputs
DGND -0.3V
VDD +0.3V
Master Clock Frequency
37MHz
Operating temperature range, T
A
-25
C +85
C
Storage temperature after soldering
-65
C +150
C
WM8718
Production Data
w
PD Rev 4.1 March 2004
6
DC ELECTRICAL CHARACTERISTICS
PARAMETER SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Digital supply range
DVDD
3.0
5.5
V
Analogue supply range
AVDD
3.0
5.5
V
Ground
AGND,
DGND
0 V
Difference DGND to AGND
-0.3
0
+0.3
V
AVDD = 3.3V
0.191
a
19
mA
Supply current
AVDD = 5V
0.191
a
22
mA
DVDD = 3.3V
160 uA
7.1
mA
Supply current
DVDD = 5V
160 uA
8.3
mA
Notes:
1.
This value represents the current usage when there are no switching digital inputs, MCLK is applied and the chip is in
power down mode
2.
Digital supply DVDD must never be more than 0.3V greater than AVDD.
ELECTRICAL CHARACTERISTICS
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND, DGND = 0V, T
A
= +25
o
C, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Digital Logic Levels (TTL Levels)
Input LOW level
V
IL
0.8
V
Input HIGH level
V
IH
2.0
V
Output LOW
V
OL
I
OL
= 1mA
AGND + 0.3V
V
Output HIGH
V
OH
I
OH
= 1mA
DVDD 0.3V
V
Analogue Reference Levels
Reference voltage
VMID
AVDD/2 -
50mV
AVDD/2 AVDD/2
+
50mV
V
Potential divider resistance
R
VMID
8.7k
DAC Output (Load
= 10k
50pF)
0dBFs Full scale output voltage
At DAC outputs
2 x
AVDD/5
Vrms
SNR (Note 1,2,3)
A-weighted,
@ fs = 48kHz
105 111
dB
SNR (Note 1,2,3)
A-weighted
@ fs = 96kHz
109 dB
SNR (Note 1,2,3)
A-weighted
@ fs = 192kHz
109 dB
SNR (Note 1,2,3)
A-weighted,
@ fs = 48kHz
AVDD = 3.3V
105 dB
SNR (Note 1,2,3)
A-weighted
@ fs = 96kHz
AVDD = 3.3V
102 dB
SNR (Note 1,2,3)
Non `A' weighted @ fs
= 48kHz
108 dB
THD (Note 1,2,3)
1kHz,
0dBFs
-100
-80
dB
THD+N (Dynamic range, Note 2)
1kHz,
-60dBFs
105
111 dB
DAC channel separation
100
dB
WM8718
Production Data
w
PD Rev 4.1 March 2004
7
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND, DGND = 0V, T
A
= +25
o
C, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Analogue Output Levels
Load = 10k
, 0dBFS
2.0
V
RMS
Differential Output level
Load = 10k
, 0dBFS,
(AVDD = 3.3V)
1.32 V
RMS
Gain mismatch
channel-to-channel
1
%FSR
To midrail or a.c.
coupled
1 k
Minimum resistance load
To midrail or a.c.
coupled
(AVDD = 3.3V)
600
Maximum capacitance load
5V or 3.3V
100
pF
Output d.c. level
(AVDD-
GND)/2
V
Power On Reset (POR)
POR threshold
2.0 V
Notes:
1.
Ratio of output level with 1kHz full scale input, to the output level with all ZEROS into the digital input, over a 20Hz to
20kHz bandwidth.
2.
All performance measurements done with 20kHz low pass filter, and where noted an A-weight filter. Failure to use such a
filter will result in higher THD+N and lower SNR and Dynamic Range readings than are found in the Electrical
Characteristics. The low pass filter removes out of band noise; although it is not audible it may affect dynamic specification
values.
3.
VMID decoupled with 10uF and 0.1uF capacitors (smaller values may result in reduced performance).
TERMINOLOGY
1.
Signal-to-noise ratio (dB) - SNR is a measure of the difference in level between the full-scale output and the output with a
ZERO signal applied. (No Auto-ZERO or Automute function is employed in achieving these results).
2.
Dynamic range (dB) - DNR is a measure of the difference between the highest and lowest portions of a signal. Normally a
THD+N measurement at 60dB below full scale. The measured signal is then corrected by adding the 60dB to it. (e.g.
THD+N @ -60dB= -32dB, DR= 92dB).
3.
THD+N (dB) - THD+N is a ratio, of the rms values, of (Noise + Distortion)/Signal.
4.
Stop band attenuation (dB) - Is the degree to which the frequency spectrum is attenuated (outside audio band).
5.
Channel Separation (dB) - Also known as Cross Talk. This is a measure of the amount one channel is isolated from the
other. Normally measured by sending a full-scale signal down one channel and measuring the other.
6.
Pass-Band Ripple Any variation of the frequency response in the pass-band region.
WM8718
Production Data
w
PD Rev 4.1 March 2004
8
MASTER CLOCK TIMING
MCLK
t
MCLKL
t
MCLKH
t
MCLKY
Figure 1 Master Clock Timing Requirements
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND, DGND = 0V, T
A
= +25
o
C, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Master Clock Timing Information
MCLK Master clock pulse width high
t
MCLKH
13
ns
MCLK Master clock pulse width low
t
MCLKL
13
ns
MCLK Master clock cycle time
t
MCLKY
26
ns
MCLK Duty cycle
40:60
60:40
DIGITAL AUDIO INTERFACE TIMINGS
BCKIN
LRCIN
t
BCH
t
BCL
t
BCY
DIN
t
LRSU
t
DS
t
LRH
t
DH
Figure 2 Digital Audio Data Timing
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND, DGND = 0V, T
A
= +25
o
C, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
BCKIN cycle time
t
BCY
40
ns
BCKIN pulse width high
t
BCH
16
ns
BCKIN pulse width low
t
BCL
16
ns
LRCIN set-up time to
BCKIN rising edge
t
LRSU
8
ns
LRCIN hold time from
BCKIN rising edge
t
LRH
8
ns
DIN set-up time to BCKIN
rising edge
t
DS
8
ns
DIN hold time from BCKIN
rising edge
t
DH
8
ns
WM8718
Production Data
w
PD Rev 4.1 March 2004
9
3-WIRE SERIAL CONTROL INTERFACE TIMING
LATCH
SCLK
SDIN
t
CSL
t
DHO
t
DSU
t
CSH
t
SCY
t
SCH
t
SCL
t
SCS
LSB
t
CSS
Figure 3 Program Register Input Timing - 3-Wire Serial Control Mode
Test Conditions
AVDD = 5V, DVDD = 3.3V, AGND, DGND = 0V, T
A
= +25
o
C, fs = 48kHz, MCLK = 256fs unless otherwise stated.
PARAMETER SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Program Register Input Information
SCLK rising edge to LATCH
rising edge
t
SCS
40
ns
SCLK pulse cycle time
t
SCY
80
ns
SCLK pulse width low
t
SCL
20
ns
SCLK pulse width high
t
SCH
20
ns
SDIN to SCLK set-up time
t
DSU
20
ns
SCLK to SDIN hold time
t
DHO
20
ns
LATCH pulse width low
t
CSL
20
ns
LATCH pulse width high
t
CSH
20
ns
LATCH rising to SCLK rising
t
CSS
20
ns
WM8718
Production Data
w
PD Rev 4.1 March 2004
10
DEVICE DESCRIPTION
INTRODUCTION
The WM8718 is a high performance DAC designed for digital consumer audio applications. Its
range of features makes it ideally suited for use in DVD players, AV receivers and other high-end
consumer audio equipment.
WM8718 is a complete 2-channel differential stereo audio digital-to-analogue converter, including
digital interpolation filter, multi-bit sigma delta with dither, switched capacitor multi-bit stereo DAC.
The WM8718 includes an on-chip digital volume control, configurable digital audio interface and a
3 wire MPU control interface. The WM8718 has left and right zero flag output pins, allowing the
user to control external muting circuits. It is fully compatible and an ideal partner for a range of
industry standard microprocessors, controllers and DSPs.
The software control interface may be asynchronous to the audio data interface. The control data
will be re-synchronised to the audio processing internally.
Operation using a master clock of 256fs, 384fs, 512fs or 768fs is provided, selection between
clock rates being automatically controlled. Sample rates (fs) from less than 8kHz to 192kHz are
allowed, provided the appropriate master clock is input. The audio data interface supports right
justified, left justified and I
2
S (Philips left justified, one bit delayed) interface formats along with a
highly flexible DSP serial port interface.
The device is packaged in a small 20-pin SSOP.
CLOCKING SCHEMES
In a typical digital audio system there is one central clock source producing a reference clock to
which all audio data processing is synchronised. This clock is often referred to as the audio
system's Master Clock. The external master system clock can be applied directly through the
MCLK input pin with no software configuration necessary for sample rate selection.
Note that on the WM8718, MCLK is used to derive clocks for the DAC path. The DAC path
consists of DAC sampling clock, DAC digital filter clock and DAC digital audio interface timing. In
a system where there are a number of possible sources for the reference clock, it is
recommended that the clock source with the lowest jitter be used to optimise the performance of
the DAC.
DIGITAL AUDIO INTERFACE
Audio data is applied to the internal DAC filters via the Digital Audio Interface. Five popular
interface formats are supported:
Left Justified mode
Right Justified mode
I
2
S mode
DSP
Early
mode
DSP Late mode
All five formats send the MSB first and support word lengths of 16, 20, 24 and 32 bits with the
exception that 32 bit data is not supported in right justified mode. DIN and LRCIN maybe
configured to be sampled on the rising or falling edge of BCKIN.
In left justified, right justified and I
2
S modes, the digital audio interface receives data on the DIN
input. Audio Data is time multiplexed with LRCIN indicating whether the left or right channel is
present. LRCIN is also used as a timing reference to indicate the beginning or end of the data
words. The minimum number of BCKINs per LRCIN period is 2 times the selected word length.
LRCIN must be high for a minimum of word length BCKINs and low for a minimum of word length
BCKINs. Any mark to space ratio on LRCIN is acceptable provided the above requirements are
met
WM8718
Production Data
w
PD Rev 4.1 March 2004
11
The WM8718 will automatically detect when data with a LRCIN period of exactly 32 BCKINs is
sent, and select 16-bit mode - overriding any previously programmed word length. Word length
will revert to a programmed value only if a LRCIN period other than 32 BCKINs is detected.
In DSP early or DSP late mode, the data is time multiplexed onto DIN. LRCIN is used as a frame
sync signal to identify the MSB of the first word. The minimum number of BCKINs per LRCIN
period is 2 times the selected word length. Any mark to space ratio is acceptable on LRCIN
provided the rising edge is correctly positioned. (See Figure 7 and Figure 8)
LEFT JUSTIFIED MODE
In left justified mode, the MSB is sampled on the first rising edge of BCKIN following a LRCIN
transition. LRCIN is high during the left data word and low during the right data word.
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 4 Left Justified Mode Timing Diagram
RIGHT JUSTIFIED MODE
In right justified mode, the LSB is sampled on the rising edge of BCKIN preceding a LRCIN
transition. LRCIN is high during the left data word and low during the right data word.
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
Figure 5 Right Justified Mode Timing Diagram
I
2
S MODE
In I
2
S mode, the MSB is sampled on the second rising edge of BCKIN following a LRCIN
transition. LRCIN is low during the left data word and high during the right data word.
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
1 BCKIN
1 BCKIN
Figure 6 I
2
S Mode Timing Diagram
WM8718
Production Data
w
PD Rev 4.1 March 2004
12
DSP EARLY MODE
In DSP early mode, the first bit is sampled on the BCKIN rising edge following the one that
detects a low to high transition on LRCIN. No BCKIN edges are allowed between the data words.
The word order is DIN left, DIN right.
LRCIN
BCKIN
DIN
Input Word Length (IWL)
1/fs
LEFT CHANNEL
n
2
1
n-1
LSB
MSB
n
2
1
n-1
RIGHT CHANNEL
NO VALID DATA
1 BCKIN
1 BCKIN
Figure 7 DSP Early Mode Timing Diagram
DSP LATE MODE
In DSP late mode, the first bit is sampled on the BCKIN rising edge, which detects a low to high
transition on LRCIN. No BCKIN edges are allowed between the data words. The word order is
DIN left, DIN right.
LRCIN
BCKIN
DIN
Input Word Length (IWL)
1/fs
LEFT CHANNEL
n
2
1
n-1
LSB
MSB
n
2
1
n-1
RIGHT CHANNEL
NO VALID DATA
1
Figure 8 DSP Late Mode Timing Diagram
AUDIO DATA SAMPLING RATES
The master clock for WM8718 can range from 128fs to 768fs where fs is the audio sampling
frequency (LRCIN), typically 32kHz, 44.1kHz, 48kHz, 96kHz or 192kHz. The master clock is used
to operate the digital filters and the noise shaping circuits.
The WM8718 has a master clock detection circuit that automatically determines the relationship
between the master clock frequency and the sampling rate (to within +/- 32 system clocks). If
there is greater than 32 clocks error, the system will default to 768fs. The master clock should be
synchronised with LRCIN, although the WM8718 is tolerant of phase differences or jitter on this
clock. See Table 1.
WM8718
Production Data
w
PD Rev 4.1 March 2004
13
MASTER CLOCK FREQUENCY (MHZ) (MCLK)
SAMPLING
RATE
(LRCIN)
128fs 192fs 256fs 384fs 512fs 768fs
32kHz 4.096 6.144 8.192 12.288
16.384
24.576
44.1kHz 5.6448 8.467 11.2896 16.9340 22.5792 33.8688
48kHz 6.144 9.216 12.288 18.432 24.576 36.864
96kHz 12.288 18.432 24.576 36.864
Unavailable
Unavailable
192kHz
24.576
36.864
Unavailable Unavailable Unavailable Unavailable
Table 1 Typical Relationships Between Master Clock Frequency and Sampling Rate
SOFTWARE CONTROL INTERFACE
The software control interface may be operated using a 3-wire (SPI-compatible) interface. In this
mode, SDIN is used for the program data, SCLK is used to clock in the program data and LATCH
is used to latch in the program data. The 3-wire interface protocol is shown in Figure 9.
LATCH
SCLK
SDIN
A6
D6
D7
D8
A0
A1
A2
A3
A4
A5
D1
D2
D3
D4
D5
D0
Figure 9 3-Wire Serial Control Interface
Notes:
1.
A[6:0] are Control Address Bits
2.
D[8:0] are Control Data Bits
WM8718
Production Data
w
PD Rev 4.1 March 2004
14
REGISTER MAP
WM8718 uses a total of 4 program registers, which are 16-bits long. These registers are all
loaded through input pin SDIN, using the 3-wire serial control mode as shown in 9.
A6 A5 A4 A3 A2 A1 A0 D8
D7
D6
D5
D4
D3
D2 D1 D0
M0
0
0
0
0
0
0
0
UPDATEL
LAT7 LAT6 LAT5 LAT4 LAT3
LAT2
LAT1
LAT0
M1
0
0
0
0
0
0
1
UPDATER
RAT7 RAT6 RAT5 RAT4 RAT3
RAT2
RAT1
RAT0
M2
0
0
0
0
0
1
0 ZCDINIT
ZEROFLR 0
1
0
1
0
1
0
1
PWDN
DEEMPH
MUT
M3
0
0
0
0
0
1
1 0
1
REV BCP ATC LRP FMT[1]
FMT[0]
IWL[1]
IWL[0]
ADDRESS DATA
Table 2 Mapping of Program Registers
Note:
1. These register bits must be written as 0 otherwise device function can not be guaranteed.
REGISTER
ADDRESS
(A3,A2,A1,A0)
BITS NAME DEFAULT
DESCRIPTION
[7:0] LAT[7:0]
11111111
(0dB) Attenuation data for left channel in 0.5dB steps, see Table 5
0000
DACL
Attenuation
8 UPDATEL
0
Attenuation data load control for left channel.
0: Store DACL in intermediate latch (no change to output)
1: Store DACL and update attenuation on both channels.
[7:0] RAT[7:0]
11111111
(0dB) Attenuation data for right channel in 0.5dB steps, see Table 5
0001
DACR
Attenuation
8 UPDATER
0
Attenuation data load control for right channel.
0: Store DACR in intermediate latch (no change to output)
1: Store DACR and update attenuation on both channels.
0 MUT
0 Left and Right DACs Soft Mute Control.
0: No mute
1: Mute
1 DEEMPH
0
De-emphasis Control.
0: De-emphasis off
1: De-emphasis on
2 PWDN
0 Left and Right DACs Power-down Control
0: All DACs running, output is active
1: All DACs in power saving mode, output muted
7 ZEROFLR
0
Zero Flag Pin Control.
0: Channel independent
1: AND of both channels on ZEROFL output pin
0010
Mode Control
8 ZCDINIT
0
Zero Cross Detect Control.
0: Zero cross detect enabled
1: Zero cross detect disabled
0011
Format
Control
[1:0] IWL[1:0]
10
Input Word Length.
00: 16-bit mode
01: 20-bit mode
10: 24-bit mode
11: 32-bit mode(not supported in right justified mode)
WM8718
Production Data
w
PD Rev 4.1 March 2004
15
REGISTER
ADDRESS
(A3,A2,A1,A0)
BITS NAME DEFAULT
DESCRIPTION
[3:2] FMT[1:0]
10
Audio Data Format Select.
00: right justified mode
01: left justified mode
10: I
2
S mode
11: DSP mode
4 LRP
0 Polarity Select for LRCIN/DSP Mode Select.
0: normal LRCIN polarity/DSP late mode
1: inverted LRCIN polarity/DSP early mode
5 ATC
0 Attenuator Control.
0: All DACs use attenuation as programmed.
1: Right channel DACs use corresponding left DAC
attenuation
6 BCP
0 BCKIN Polarity
0: normal polarity
1: inverted polarity
7 REV
0 Output Phase Reversal, see Table 10
Table 3 Register Bit Descriptions
WM8718
Production Data
w
PD Rev 4.1 March 2004
16
ATTENUATION CONTROL
Each DAC channel can be attenuated digitally before being applied to the digital filter.
Attenuation is 0dB by default but can be set between 0 and 127.5dB in 0.5dB steps using the 8
Attenuation control bits. All attenuation registers are double latched allowing new values to be
pre-latched to both channels before being updated synchronously. Setting the UPDATE bit on
any attenuation write will cause all pre-latched values to be immediately applied to the DAC
channels.
REGISTER
ADDRESS
BITS LABEL
DEFAULT
DESCRIPTION
[7:0]
LAT[7:0] 11111111
(0dB) Attenuation data for Left Channel DACL in 0.5dB steps.
0000
Attenuation
DACL
8
UPDATEL 0 Controls simultaneous update of all Attenuation Latches
0: Store DACL in intermediate latch (no change to output)
1: Store DACL and update attenuation on all channels.
[7:0]
RAT[7:0] 11111111
(0dB) Attenuation data for Right channel DACR in 0.5dB steps.
0001
Attenuation
DACR
8
UPDATER 0 Controls simultaneous update of all Attenuation Latches
0: Store DACR in intermediate latch (no change to output)
1: Store DACR and update attenuation on all channels.
Table 4 Attenuation Register Map
Note:
1.
The UPDATE bit is not latched. If UPDATE=0, the Attenuation value will be written to the pre-latch but not applied to the
relevant DAC. If UPDATE=1, all pre-latched values and the current value being written will be applied on the next input
sample.
2.
Care should be used in reducing the attenuation as rapid large volume changes can introduce zipper noise if the ZCDINIT
register bit has been set, (disabled).
DAC OUTPUT ATTENUATION
Registers DACR and DACL control the left and right channel attenuation. Table 9 shows how the
attenuation levels are selected from the 8-bit words.
DACX[7:0] ATTENUATION
LEVEL
00(hex)
dB (mute)
01(hex) 127.5dB
: :
: :
: :
FE(hex) 0.5dB
FF(hex) 0dB
Table 5 Attenuation Control Levels
MUTE MODES
Figure 10 shows the application and release of MUTE whilst a full amplitude sinusoid is being
played at 48kHz sampling rate. When MUTE (lower trace) is asserted, the output (upper trace)
begins to decay exponentially from the DC level of the last input sample. The output will decay
towards V
MID
with a time constant of approximately 64 input samples. When MUTE is de-
asserted, the output will restart almost immediately from the current input sample.
WM8718
Production Data
w
PD Rev 4.1 March 2004
17
-2.5
-2
-1.5
-1
-0.5
0
0.5
1
1.5
0
0.001
0.002
0.003
0.004
0.005
0.006
Time(s)
Figure 10 Application and Release of Soft Mute
Setting the MUT register bit will apply a 'soft' mute to the input of the digital filters:
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0010
Mode Control
0 MUT
0
Soft Mute select
0: Normal Operation
1: Soft mute both channels
DE-EMPHASIS MODE
Setting the DEEMPH register bit puts the digital filters into de-emphasis mode:
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0010
Mode Control
1 DEEMPH
0
De-emphasis mode select:
0: De-emphasis Off
1: De-emphasis On
POWERDOWN MODE
Setting the PWDN register bit immediately connects all outputs to V
MID
and selects a low power
mode. All trace of the previous input samples is removed, but all control register settings are
preserved. When PWDN is cleared again the first 16 input samples will be ignored, as the FIR
will repeat it's power-on initialisation sequence.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0010
Mode Control
2 PWDN
0
Power Down Mode Select:
0: Normal Mode
1: Power Down Mode
WM8718
Production Data
w
PD Rev 4.1 March 2004
18
ZERO FLAG OUTPUTS
The WM8718 has two zero flag outputs pins. The WM8718 asserts a low on the corresponding
zero flag pin when a sequence of more than 1024 mid-rail signal is input to the chip. The user
can use the zero flag pins to control external muting circuits if required. To simplify external
circuitry there is an option to have both zero flag output's ANDed internally and output on both
pins.
REGISTER
ADDRESS
BIT LABEL DEFAULT
DESCRIPTION
0010
Mode
Control
7 ZEROFLR
0
ZERO Flag Outputs:
0: Both pins enabled.
1: AND of both channels to both pins.
ZERO CROSS DETECT
When the WM8718 receives updates to the volume levels it will, by default, wait for the signal to
pass through mid-rail for each channel before applying the update for that particular channel. This
ensures that there is minimum distortion seen on the output when the volume is changed.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0010
Mode Control
8 ZCDINIT
0
Zero Cross Detect Control:
0: Enabled
1: Disabled
SELECTION OF LRCIN POLARITY
In left justified, right justified or I
2
S modes, the LRP register bit controls the polarity of LRCIN. If
this bit is set high, the expected polarity of LRCIN will be the opposite of that shown in Figure 4,
Figure 5 and Figure 6. Note that if this feature is used as a means of swapping the left and right
channels, a 1 sample phase difference will be introduced.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0011
Format Control
4 LRP
0 LRCIN
Polarity
(normal)
0: normal LRCIN polarity
1: inverted LRCIN polarity
Table 6 LRCIN Polarity Control
In DSP modes, the LRCIN register bit is used to select between early and late modes (see Figure
7 and Figure 8.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0011
Format Control
4
LRP
0
DSP Format (DSP modes)
0: Late DSP mode
1: Early DSP mode
Table 7 DSP Format Control
In DSP early mode, the first bit is sampled on the BCKIN rising edge following the one that
detects a low to high transition on LRCIN. In DSP late mode, the first bit is sampled on the
BCKIN rising edge, which detects a low to high transition on LRCIN. No BCKIN edges are allowed
between the data words. The word order is DIN left, DIN right.
WM8718
Production Data
w
PD Rev 4.1 March 2004
19
ATTENUATOR CONTROL MODE
Setting the ATC register bit causes the left channel attenuation settings to be applied to both left
and right channel DACs from the next audio input sample. No update to the attenuation registers
is required for ATC to take effect. (The right channels registry settings are preserved.)
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0011
PCM Control
5 ATC
0 Attenuator
Control
Mode:
0: Right channels use Right
attenuation
1: Right Channels use Left
Attenuation
Table 8 Attenuation Control Select
BCKIN POLARITY
By default, LRCIN and DIN are sampled on the rising edge of BCKIN and should ideally change
on the falling edge. Data sources which change LRCIN and DIN on the rising edge of BCKIN can
be supported by setting the BCP register bit. Setting BCP to 1 inverts the polarity of BCKIN to the
inverse of that shown in Figure 4, Figure 5, Figure 6, Figure 7 and Figure 8
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0011
PCM Control
6 BCP
0 BCKIN
0: normal polarity
1: inverted polarity
Table 9 BCKIN Polarity Control
OUTPUT PHASE REVERSAL
The REV register bit controls the phase of the output signal. Setting the REV bit causes the
phase of the output signal to be inverted.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0011
PCM Control
7 REV
0 Analogue
Output
Phase
0: Normal
1: Inverted
Table 10 Output Phase Control
WM8718
Production Data
w
PD Rev 4.1 March 2004
20
DIGITAL AUDIO INTERFACE CONTROL REGISTERS
The WM8718 has a fully featured PCM digital audio interface whose interface format is selected
via the FMT [1:0] and IWL[1:0] register bits in register M3.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
0010
Format Control
1:0 IWL[1:0]
00
Interface format Select
0010
Format Control
3:2 FMT[1:0]
00
Interface format Select
Table 11 Interface Format Controls
FMT[1] FMT[0] IWL[1] IWL[0]
AUDIO INTERFACE DESCRIPTION
(NOTE 1)
0 0 0
0
16 bit right justified mode
0 0 0
1
20 bit right justified mode
0 0 1
0
24 bit right justified mode
0 0 1
1
Not available
0 1 0
0
16 bit left justified mode
0 1 0
1
20 bit left justified mode
0 1 1
0
24 bit left justified mode
0 1 1
1
32 bit left justified mode
1 0 0
0
16 bit I
2
S mode
1 0 0
1
20 bit I
2
S mode
1 0 1
0
24 bit I
2
S mode
1 0 1
1
32 bit I
2
S mode
1 1 0
0
16 bit DSP mode
1 1 0
1
20 bit DSP mode
1 1 1
0
24 bit DSP mode
1 1 1
1
32 bit DSP mode
Table 12 Audio Data Input Format
Note:
1.
In all modes, the data is signed 2's complement. The digital filters always input 24-bit data. If
the DAC is programmed to receive 16 or 20 bit data, the WM8718 pads the unused LSBs
with ZEROS. If the DAC is programmed into 32-bit mode, the 8 LSBs are treated as zero.
WM8718
Production Data
w
PD Rev 4.1 March 2004
21
DIGITAL FILTER CHARACTERISTICS
PARAMETER SYMBOL
TEST
CONDITIONS
MIN
TYP
MAX
UNIT
Passband Edge
-3dB
0.487fs
Passband Ripple
f
<
0.444fs
0.05 dB
Stopband Attenuation
f
>
0.555fs
-60
dB
Table 13 Digital Filter Characteristics
DAC FILTER RESPONSES
-120
-100
-80
-60
-40
-20
0
0
0.5
1
1.5
2
2.5
3
Response (dB)
Frequency (Fs)
Figure 11 DAC Digital Filter Frequency Response
-44.1, 48 and 96kHz
-0.2
-0.15
-0.1
-0.05
0
0.05
0.1
0.15
0.2
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4
0.45
0.5
Response (dB)
Frequency (Fs)
Figure 12 DAC Digital Filter Ripple -44.1, 48 and 96kHz
-80
-60
-40
-20
0
0
0.2
0.4
0.6
0.8
1
Response (dB)
Frequency (Fs)
Figure 13 DAC Digital Filter Frequency Response -192kHz
-1
-0.8
-0.6
-0.4
-0.2
0
0.2
0
0.05
0.1
0.15
0.2
0.25
0.3
0.35
0.4
0.45
0.5
Response (dB)
Frequency (Fs)
Figure 14 DAC Digital Filter Ripple -192kHz
WM8718
Production Data
w
PD Rev 4.1 March 2004
22
DIGITAL DE-EMPHASIS CHARACTERISTICS
-10
-8
-6
-4
-2
0
0
2
4
6
8
10
12
14
16
Response (dB)
Frequency (kHz)
Figure 15 De-Emphasis Frequency Response (32kHz)
-3
-2.5
-2
-1.5
-1
-0.5
0
0.5
1
0
2
4
6
8
10
12
14
16
Response (dB)
Frequency (kHz)
Figure 16 De-Emphasis Error (32kHz)
-10
-8
-6
-4
-2
0
0
5
10
15
20
Response (dB)
Frequency (kHz)
Figure 17 De-Emphasis Frequency Response (44.1kHz)
-0.4
-0.3
-0.2
-0.1
0
0.1
0.2
0.3
0.4
0
5
10
15
20
Response (dB)
Frequency (kHz)
Figure 18 De-Emphasis Error (44.1kHz)
-10
-8
-6
-4
-2
0
0
5
10
15
20
Response (dB)
Frequency (kHz)
Figure 19 De-Emphasis Frequency Response (48kHz)
-1
-0.8
-0.6
-0.4
-0.2
0
0.2
0.4
0.6
0.8
1
0
5
10
15
20
Response (dB)
Frequency (kHz)
Figure 20 De-Emphasis Error (48kHz)
WM8718
Production Data
w
PD Rev 4.1 March 2004
23
TYPICAL PERFORMANCE
-120
-86
-118
-116
-114
-112
-110
-108
-106
-104
-102
-100
-98
-96
-94
-92
-90
-88
d
B
r
A
-160
+0
-150
-140
-130
-120
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
dBV
Figure 21 THD+N versus Input Amplitude (@ 1kHz, 'A' weighted)
-120
+0
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
d
B
r
A
30
20k
50
100
200
500
1k
2k
5k
10k
Hz
Figure 22 THD+N versus Frequency ('A' weighted)

WM8718
Production Data
w
PD Rev 4.1 March 2004
24
APPLICATIONS INFORMATION
RECOMMENDED EXTERNAL COMPONENTS
Figure 23 External Components Diagram
RECOMMENDED EXTERNAL COMPONENTS VALUES
COMPONENT
REFERENCE
SUGGESTED
VALUE
DESCRIPTION
C4 and C7
10
F
De-coupling for DVDD and AVDD
C1 and C6
0.1
F
De-coupling for DVDD and AVDD
C5 0.1uF
De-coupling for VREFP positive DAC reference supply
C2 0.1
F
C3 10
F
Reference de-coupling capacitors for VMID pin.
C8 10
F
Filtering for VREFP. Omit if AVDD low noise.
R1 330
Filtering for VREP. Use 0
if AVDD low noise.
Table 14 External Components Description
WM8718
Production Data
w
PD Rev 4.1 March 2004
25
RECOMMENDED ANALOGUE LOW PASS FILTER FOR PCM DATA FORMAT
(OPTIONAL)
WM8718
LOUTN
LOUTP
R1 2K7
R2 2K7
R3 3K
R5
R4
R6
2K7
2K7
3K
C1
680pF
C2
220pF
C3
680pF
C4
220pF
-
+
OP
Left
ROUTN
ROUTP
other
channel
Right
Figure 24 Recommended Low Pass Filter (Optional)
WM8718
Production Data
w
PD Rev 4.1 March 2004
26
PACKAGE DIMENSIONS
NOTES:
A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS.
B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.20MM.
D. MEETS JEDEC.95 MO-150, VARIATION = AE. REFER TO THIS SPECIFICATION FOR FURTHER DETAILS.
DM0015.B
DS: 20 PIN SSOP (7.2 x 5.3 x 1.75 mm)
Symbols
Dimensions
(mm)
MIN
NOM
MAX
A
-----
-----
2.0
A
1
0.05
-----
-----
A
2
1.65
1.75
1.85
b
0.22
0.30
0.38
c
0.09
-----
0.25
D
6.90
7.20
7.50
e
0.65 BSC
E
7.40
7.80
8.20
5.00
5.30
5.60
L
0.55
0.75
0.95



REF:
A A2
A1
SEATING PLANE
-C-
0.10 C
10
1
D
11
20
e
b
E1
E
-
JEDEC.95, MO 150
0
o
4
o
8
o
E
1
L
1
0.125 REF
c
L
GAUGE
PLANE
0.25
L
1
WM8718
Production Data
w
PD Rev 4.1 March 2004
27
IMPORTANT NOTICE
Wolfson Microelectronics plc (WM) reserve the right to make changes to their products or to discontinue any product or service
without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that
information being relied on is current. All products are sold subject to the WM terms and conditions of sale supplied at the time
of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.
WM warrants performance of its products to the specifications applicable at the time of sale in accordance with WM's standard
warranty. Testing and other quality control techniques are utilised to the extent WM deems necessary to support this warranty.
Specific testing of all parameters of each device is not necessarily performed, except those mandated by government
requirements.
In order to minimise risks associated with customer applications, adequate design and operating safeguards must be used by
the customer to minimise inherent or procedural hazards. Wolfson products are not authorised for use as critical components in
life support devices or systems without the express written approval of an officer of the company. Life support devices or
systems are devices or systems that are intended for surgical implant into the body, or support or sustain life, and whose failure
to perform when properly used in accordance with instructions for use provided, can be reasonably expected to result in a
significant injury to the user. A critical component is any component of a life support device or system whose failure to perform
can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
WM assumes no liability for applications assistance or customer product design. WM does not warrant or represent that any
license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property
right of WM covering or relating to any combination, machine, or process in which such products or services might be or are
used. WM's publication of information regarding any third party's products or services does not constitute WM's approval,
license, warranty or endorsement thereof.
Reproduction of information from the WM web site or datasheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information
with alteration voids all warranties provided for an associated WM product or service, is an unfair and deceptive business
practice, and WM is not responsible nor liable for any such use.
Resale of WM's products or services with statements different from or beyond the parameters stated by WM for that product or
service voids all express and any implied warranties for the associated WM product or service, is an unfair and deceptive
business practice, and WM is not responsible nor liable for any such use.
ADDRESS:
Wolfson Microelectronics plc
26 Westfield Road
Edinburgh
EH11 2QB
United Kingdom
Tel :: +44 (0)131 272 7000
Fax :: +44 (0)131 272 7001
Email ::
sales@wolfsonmicro.com