May 2002 Revised May 2002

FAIRCHILD

SEMICONDUCTOR

74ALVCF322835

Low Voltage 36-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26Ω Series Resistors in Outputs

General Description

The 74ALVCF322835 low voltage 36-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes. Data flow is controlled by output-enable (\overline{OE}), latch-enable (LE), and clock (CLK) inputs. The device operates in Transparent Mode when LE is held HIGH. The device operates in clocked mode when LE is LOW and CLK is toggled. Data transfers from the Inputs (I_n) to Outputs (O_n) on a Positive Edge Transition of the Clock. When \overline{OE} is LOW, the output data is enabled. When \overline{OE} is HIGH the output port is in a high impedance state.

The 74ALVCF322835 is designed with 26Ω series resistors in the outputs. This design reduces noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVCF322835 is designed for low voltage (1.65V to 3.6V) V_{CC} applications with I/O capability up to 3.6V.

The 74ALVCF322835 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- Compatible with PC133 DIMM module specifications
- 1.65V to 3.6V V_{CC} specifications provided
- 3.6V tolerant outputs
- 26Ω series resistors in outputs
- t_{PD} (CLK to O_n) 3.7 ns max for 3.0V to 3.6V V_{CC} 4.6 ns max for 2.3V to 2.7V V_{CC} 7.4 ns max for 1.65V to 1.95V V_{CC}
- Power-down high impedance outputs
- Latchup conforms to JEDEC JED78
- ESD performance:
 - Human body model > 2000V Machine model >200V

Ordering Code:

Order Number	Package Number	Package Description
74ALVCF322835G (Note 1) (Note 2)	BGA114A	114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide

Note 1: Ordering Code "G" indicates Trays.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

© 2002 Fairchild Semiconductor Corporation DS500741

74ALVCF322835

Connection	Diagram
	123456
A	000000
B	000000
O	000000
Ω	000000
ш	000000
ш	000000
U	000000
Т	000000
ر ر	000000
¥	000000
ب	000000
Σ	000000
z	000000
L	000000
н	000000
F	000000
	000000
>	000000
×	000000
	(Top Thru View)

Pin Descriptions

Pin Names	Description
OEn	Output Enable Input (Active LOW)
LEn	Latch Enable Input
CLKn	Clock Input
1I ₁ - 1I ₁₈	Data Inputs
21 ₁ - 21 ₁₈	Data Inputs
10 ₁ - 10 ₁₈	3-STATE Outputs
20 ₁ - 20 ₁₈	3-STATE Outputs

FBGA Pin Assignments

	1	2	3	4	5	6
Α	10 ₂	10 ₁	NC	NC	1I ₁	1l ₂
В	1O ₄	10 ₃	NC	GND	1l ₃	1I ₄
С	10 ₆	10 ₅	GND	GND	1I ₅	1I ₆
D	10 ₈	10 ₇	V _{CC}	V _{CC}	11 ₇	11 ₈
Е	10 ₁₀	10 ₉	GND	GND	1l ₉	1I ₁₀
F	1I ₁₂	10 ₁₁	GND	GND	1I ₁₁	1I ₁₂
G	10 ₁₄	10 ₁₃	V _{CC}	V _{CC}	1I ₁₃	1I ₁₄
Н	10 ₁₅	10 ₁₆	GND	GND	1I ₁₆	1I ₁₅
J	10 ₁₇	10 ₁₈	OE ₁	CLK ₁	1I ₁₈	11 ₁₇
Κ	NC	NC	LE ₁	GND	NC	NC
L	20 ₂	20 ₁	NC	GND	2l ₁	2l ₂
М	20 ₄	20 ₃	GND	GND	2l ₃	2l ₄
Ν	20 ₆	20 ₅	V _{CC}	V _{CC}	2l ₅	2l ₆
Р	20 ₈	20 ₇	GND	GND	20 ₇	2l ₈
R	20 ₁₀	20 ₉	GND	GND	2l ₉	2I ₁₀
Т	20 ₁₂	20 ₁₁	V _{CC}	V _{CC}	2l ₁₁	2l ₁₂
U	20 ₁₄	20 ₁₃	GND	GND	2l ₁₃	21 ₁₄
v	20 ₁₅	20 ₁₆	OE ₂	CLK ₂	2I ₁₆	2I ₁₅
W	20 ₁₇	20 ₁₈	LE ₂	GND	21 ₁₈	21 ₁₇


Truth Table

	Inp	outs		Outputs
OEn	LEn	CLKn	I _n	0 _n
Н	Х	Х	Х	Z
L	н	Х	L	L
L	н	Х	н	н
L	L	\uparrow	L	L
L	L	\uparrow	н	н
L	L	н	х	O ₀ (Note 3)
L	L	L	х	O ₀ (Note 4)

 $\label{eq:constraint} \begin{array}{l} H = Logic \mbox{HIGH} \\ L = Logic \mbox{LOW} \\ X = Don't \mbox{Care, but not floating} \\ Z = High \mbox{Impedance} \\ \widehat{\ } = LOW-to-HIGH \mbox{Clock Transition} \end{array}$

Note 3: Output level before the indicated steady-state input conditions were established provided that CLK was HIGH before LE went LOW.

Note 4: Output level before the indicated steady-state input conditions were established.



Absolute Maximum Ratings(Note 5)

Supply Voltage (V _{CC})	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V _O) (Note 6)	–0.5V to V _{CC} +0.5V
DC Input Diode Current (IIK)	
V ₁ < 0V	–50 mA
DC Output Diode Current (I _{OK})	
$V_{O} < 0V$	–50 mA
DC Output Source/Sink Current	
(I _{OH} /I _{OL})	±50 mA
DC V _{CC} or GND Current per	
Supply Pin (I _{CC} or GND)	±100 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C

Recommended Operating

Conditions (Note 7)

Power Supply	
Operating	1.65V to 3.6V
Input Voltage	0V to V _{CC}
Output Voltage (V _O)	0V to V_{CC}
Free Air Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate (Δt/ΔV)	
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V

Note 5: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 6: I_O Absolute Maximum Rating must be observed.

Note 7: Floating or unused control inputs must be held HIGH or LOW.


DC Electrical Characteristics


Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
/ _{IH}	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V _{CC}		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
VIL	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.65	1.2		
		$I_{OH} = -4 \text{ mA}$	2.3	1.9		
		$I_{OH} = -6 \text{ mA}$	2.3	1.7		V
			3.0	2.4		
		$I_{OH} = -8 \text{ mA}$	2.7	2		
		$I_{OH} = -12 \text{ mA}$	3.0	2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 3.6		0.2	
		I _{OL} = 2 mA	1.65		0.45	
		I _{OL} = 4 mA	2.3		0.4	
		I _{OL} = 6 mA	2.3		0.55	V
			3.0		0.55	
		I _{OL} = 8 mA	2.7		0.6	
		I _{OL} = 12 mA	3.0		0.8	
он	High Level Output Current		1.65		-2	
			2.3		-6	mA
			2.7		-8	IIIA
			3.0		-12	
lol	Low Level Output Current		1.65		2	
			2.3		6	mA
			2.7		8	IIIA
			3.0		12	
1	Input Leakage Current	$0 \le V_I \le 3.6V$	1.65 - 3.6		±5.0	μΑ
oz	3-STATE Output Leakage	$0 \leq V_O \leq 3.6 \text{V}, \ \text{V}_I = \text{V}_{IH} \text{ or } \text{V}_{IL}$	1.65 - 3.6		±10	μΑ
OFF	Power Off Leakage Current	$0V \leq (V_I, V_O) \leq 3.6V$	0		10	mA
сс	Quiescent Supply Current	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6		40	μΑ
۲ ^{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

www.fairchildsemi.com

X V _{CC} = 1 x Min 100 1.5 2.0 2.0	.8V ± 0.15V Max 7.2	Units MHz
x Min 100) 1.5	Max	
100		MHz
1.5	7.2	MHz
	7.2	
2.0		ns
	7.4	ns
1.5	8.5	ns
1.5	9.8	ns
1.5	7.9	ns
2.5		ns
1.0		ns
4.0		ns
		pr pF
		pF
3.3	13	
2.5	13	pF
	T 1.5 2.5 1.0 4.0 4.0 Vcc 3.3 3.3 3.3 3.3 3.3	T 1.5 7.9 2.5 1.0 4.0 T _A = +25°C V _{CC} Typical 3.3 3.5 3.3 5.5 3.3 13

74ALVCF322835





74ALVCF322835

www.fairchildsemi.com

