ASYNCHRONOUS DUAL-PORT STATIC RAM

## Features

- True Dual-Port memory cells which allow simultaneous access of the same memory location
- High-speed access
- Commercial: 10/12/15ns (max.)
- Industrial: 12/15ns (max.)
- Dual chip enables allow for depth expansion without external logic
- IDT70V659 easily expands data bus width to 72 bits or more using the Master/Slave select when cascading more than one device
- M/ $\overline{\mathbf{S}}=$ VIH for $\overline{B U S Y}$ output flag on Master, $M / \bar{S}=$ VIL for $\bar{B} U S Y$ input on Slave
- Busy and Interrupt Flags
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Separate byte controls for multiplexed bus and bus matching compatibility
- Supports JTAG features compliant to IEEE 1149.1
- LVTTL-compatible, single $3.3 \mathrm{~V}( \pm 150 \mathrm{mV})$ power supply for core
- LVTTL-compatible, selectable $3.3 \mathrm{~V}( \pm 150 \mathrm{mV}) / 2.5 \mathrm{~V}( \pm 100 \mathrm{mV})$ power supply for I/Os and control signals on each port
- Available in a 208-pin Plastic Quad Flatpack, 208-ball fine pitch Ball Grid Array, and 256-ball Ball Grid Array
- Industrial temperature range $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ is available for selected speeds

Functional Block Diagram


NOTES:

## Description

The IDT70V659 is a high-speed 128Kx36 Asynchronous Dual-Port Static RAM. The IDT70V659 is designed to be used as a stand-alone 4608K-bit Dual-Port RAM or as a combination MASTER/SLAVE DualPort RAM for 72-bit-or-more word system. Using the IDT MASTER/ SLAVE Dual-Port RAM approach in 72-bit or wider memory system applications results infull-speed, error-freeoperation withoutthe needfor additional discretelogic.

This device provides two independent ports with separate control,
address, and I/Opins that permitindependent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (either $\overline{\mathrm{CE}} 0$ or CE 1 ) permit the on-chip circuitry of each port to enter a very low standby power mode.

The 70 V 659 can support an operating voltage of either 3.3 V or 2.5 V on one or both ports, controlled by the OPT pins. The power supply for the core of the device (VDD) remains at 3.3 V .

## Pin Configurations ${ }^{(1,2,3,4)}$



4869 tbl 02b

## NOTES:

1. All VDD pins must be connected to 3.3 V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3 V if OPT pin for that port is set to $\mathrm{VIH}(3.3 \mathrm{~V})$ and 2.5 V if OPT pin for that port is set to VIL ( 0 V ).
3. All Vss pins must be connected to ground.
4. Package body is approximately $15 \mathrm{~mm} \times 15 \mathrm{~mm} \times 1.4 \mathrm{~mm}$ with 0.8 mm ball pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

## Pin Configurations ${ }^{(1,2,3,4)}$ (con't.)



NOTES:

1. All VDD pins must be connected to 3.3 V power supply.
2. All VDDQ pins must be connected to appropriate power supply: 3.3 V if OPT pin for that port is set to $\mathrm{VIH}(3.3 \mathrm{~V})$ and 2.5 V if OPT pin for that port is set to VIL (OV).
3. All Vss pins must be connected to ground.
4. Package body is approximately $28 \mathrm{~mm} \times 28 \mathrm{~mm} \times 3.5 \mathrm{~mm}$.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

> 70V659BC

BC-256 ${ }^{(5)}$

## 256-Pin BGA <br> Top View ${ }^{(6)}$

| ${ }^{\mathrm{A} 1} \mathrm{NC}$ | $\begin{array}{\|l\|} \hline \text { A2 } \\ \text { TDI } \end{array}$ | $\begin{array}{\|l\|} \hline \text { A3 } \\ \text { NC } \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{A} 4 \\ \mathrm{NC} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { A5 } \\ \text { A14L } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{A}_{6} \\ \mathrm{~A}_{11 \mathrm{~L}} \end{array}$ | A7 | $\frac{\mathrm{A} 8}{\mathrm{BE}} 2 \mathrm{~L}$ | ${ }^{\mathrm{A} 9} \mathrm{CE}_{1 \mathrm{~L}}$ | $\frac{\mathrm{A} 10}{\mathrm{OE}}$ | $\frac{\mathrm{A} 11}{\mathrm{INTL}}$ | $\begin{array}{\|c} \hline \mathrm{A} 12 \\ \mathrm{~A} 5 \mathrm{~L} \end{array}$ | $\begin{array}{\|c\|} \hline \text { A13 } \\ \text { A2L } \end{array}$ | $\begin{array}{\|c} \text { A14 } \\ \text { AoL } \end{array}$ | $\begin{array}{\|c} \mathrm{A} 15 \\ \mathrm{NC} \end{array}$ | $\begin{gathered} \mathrm{A} 16 \\ \mathrm{NC} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l\|} \hline \mathrm{B} 1 \\ \mathrm{I} / \mathrm{O}_{18 \mathrm{~L}} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{B} 2 \\ \mathrm{NC} \end{array}$ | $\begin{aligned} & \hline \text { B3 } \\ & \text { TDO } \end{aligned}$ | $\begin{array}{\|c\|} \hline \mathrm{B} 4 \\ \mathrm{NC} \end{array}$ | $\begin{aligned} & \hline \text { B5 } \\ & A_{15 L} \end{aligned}$ | $\begin{array}{\|l\|} \hline B 6 \\ A_{12 L} \end{array}$ | $\begin{array}{\|r\|} \hline \text { B7 } \\ \text { A9L } \end{array}$ | $\begin{array}{\|l\|} \hline \frac{B 8}{\overline{B E}_{3 L}} \end{array}$ | $\overline{\mathrm{B} 9} \overline{\mathrm{CE}_{0 \mathrm{~L}}}$ | B10 $\mathrm{R} / \overline{\mathrm{W}} \mathrm{L}$ | $\begin{array}{\|c} \hline \text { B11 } \\ \text { NC } \end{array}$ | $\begin{array}{\|c\|} \hline B 12 \\ A_{4} \end{array}$ | $\begin{array}{\|c\|} \hline \text { B13 } \\ \mathrm{A}_{1} \end{array}$ | $\begin{array}{\|c\|} \hline \text { B14 } \\ \text { NC } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{B} 15 \\ \mathrm{I} / \mathrm{O}_{17 \mathrm{~L}} \end{array}$ | $\begin{array}{\|c} \hline \text { B16 } \\ \text { NC } \end{array}$ |
| $\begin{array}{\|l\|} \hline \mathrm{C} 1 \\ \mathrm{I} / \mathrm{O}_{18 \mathrm{R}} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{C} 2 \\ \mathrm{I} / \mathrm{O}_{19 \mathrm{~L}} \end{array}$ | $\begin{gathered} \mathrm{C} 3 \\ \mathrm{~V} \text { SS } \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { C4 } \\ A_{16 L} \end{array}$ | $\begin{array}{\|c\|} \hline \text { C5 } \\ \text { A13L } \end{array}$ | $\begin{array}{\|c\|} \hline \text { C6 } \\ \text { A10L } \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{C}_{7} \\ \hline \end{array}$ | $\overline{\mathrm{CB}} \overline{\overline{B E}_{1 \mathrm{~L}}}$ | $\overline{\mathrm{C} 9} \overline{\mathrm{BE}} \mathrm{OL}$ | $\overline{\mathrm{C} 10}$ | $\begin{array}{\|l\|} \hline \mathrm{C} 11 \\ \overline{\mathrm{~B} U S Y \mathrm{~L}} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{C} 12 \\ \mathrm{~A} 6 \mathrm{~L} \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{C} 13 \\ \mathrm{~A}_{3} \end{array}$ | C14 OPTL | $\begin{aligned} & \hline \text { C15 } \\ & \text { I/O17R } \end{aligned}$ | $\begin{aligned} & \hline \mathrm{C} 16 \\ & \mathrm{I} / \mathrm{O} 16 \mathrm{~L} \end{aligned}$ |
| $\begin{array}{\|l\|} \hline \mathrm{D} 1 \\ \mathrm{I} / \mathrm{O}_{20 \mathrm{R}} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { D2 } \\ \text { I/O19R } \end{array}$ | $\begin{array}{\|l\|} \hline \text { D3 } \\ \text { I/O20L } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{D} 4 \\ \mathrm{~V} D \mathrm{D} \end{array}$ | D5 VddQL | D6 VdDQL | D7 VdDQR | D8 VddqR | $\begin{array}{\|l\|} \hline \text { D9 } \\ \text { VDDQL } \end{array}$ | D10 Vddal | D11 <br> Vddor | D12 VdDQR | $\begin{array}{\|c\|} \hline \mathrm{D} 13 \\ \text { VDD } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{D} 14 \\ \mathrm{I} / \mathrm{O} 15 \mathrm{R} \end{array}$ | $\begin{array}{\|l\|} \hline \text { D15 } \\ \mathrm{I} / \mathrm{O}_{15 \mathrm{~L}} \end{array}$ | $\begin{array}{\|l\|} \hline \text { D16 } \\ \text { I/O16R } \end{array}$ |
| $\begin{array}{\|l\|} \hline \mathrm{E} 1 \\ \mathrm{I} / \mathrm{O}_{21 \mathrm{R}} \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{E} 2 \\ \mathrm{I} / \mathrm{O}_{21 \mathrm{~L}} \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{E} 3 \\ \mathrm{I} / \mathrm{O}_{22 \mathrm{~L}} \end{array}$ | $\begin{array}{\|l\|} \hline \text { E4 } \\ \text { VDDQL } \end{array}$ | $\begin{array}{\|l\|} \hline \text { E5 } \\ \text { VDD } \end{array}$ | E6 | E7 | $\begin{array}{\|l\|} \hline \text { E8 } \\ \text { VSS } \end{array}$ | E9 | $\begin{array}{\|l\|} \hline \text { E10 } \\ \text { VSS } \end{array}$ | $\begin{array}{\|l\|l\|} \text { E11 } \\ \text { VDD } \end{array}$ | $\begin{array}{\|l\|l\|l\|l\|} \hline \text { E12 } \\ \text { VD } \end{array}$ | $\begin{array}{\|l\|} \hline \text { E13 } \\ \text { VDDQR } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{E} 14 \\ \mathrm{I} / \mathrm{O}_{13 \mathrm{~L}} \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{E} 15 \\ \mathrm{I} / \mathrm{O}_{14 \mathrm{~L}} \end{array}$ | $\begin{aligned} & \text { E16 } \\ & \mathrm{I} / \mathrm{O}_{14 R} \end{aligned}$ |
| $\left\lvert\, \begin{aligned} & \mathrm{F} 1 \\ & \mathrm{I} / \mathrm{O}_{23 \mathrm{~L}} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \text { F2 } \\ & \text { I/O22R } \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \mathrm{F} 3 \\ & \mathrm{I} / \mathrm{O}_{23 \mathrm{R}} \end{aligned}\right.$ | VDDQL | F5 | $\begin{array}{\|l\|} \hline F 6 \\ \text { VSS } \end{array}$ | $\begin{array}{\|l\|} \hline \text { F7 } \\ \text { VSS } \end{array}$ | $\begin{array}{\|l\|} \hline F 8 \\ \text { Vss } \end{array}$ | $\begin{array}{\|l\|} \hline F 9 \\ \text { VSS } \end{array}$ | $\begin{array}{\|l\|} \hline \text { F10 } \\ \text { VSS } \end{array}$ | $\begin{gathered} \hline \text { F11 } \\ \text { VSS } \end{gathered}$ | $\left\lvert\, \begin{array}{\|l\|l} \text { F12 } \\ \text { VDD } \end{array}\right.$ | $\begin{array}{\|l\|} \hline \text { F13 } \\ \text { VDDQR } \end{array}$ | $\begin{array}{\|l\|} \hline F 14 \\ \mathrm{I} / \mathrm{O}_{12 R} \end{array}$ | $\begin{array}{\|l\|} \hline \text { F15 } \\ \mathrm{I} / \mathrm{O}_{13 R} \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{F} 16 \\ \mathrm{I} / \mathrm{O}_{12 \mathrm{~L}} \end{array}$ |
| $\begin{array}{\|l\|} \hline \text { G1 } \\ \text { I/O24R } \end{array}$ | $\begin{aligned} & \hline \mathrm{G} 2 \\ & \mathrm{I} / \mathrm{O}_{24 \mathrm{~L}} \end{aligned}$ | G3 1/O25L | G4 VDDQR | G5 | $\begin{aligned} & \mathrm{G6} \\ & \mathrm{~V} \text { SS } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { G7 } \\ \text { Vss } \end{array}$ | G8 | $\begin{aligned} & \text { G9 } \\ & \text { VSS } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { G10 } \\ \text { Vss } \end{array}$ | $\begin{gathered} \hline \text { G11 } \\ \text { Vss } \end{gathered}$ | $\begin{array}{\|l} \hline \text { G12 } \\ \text { VSS } \end{array}$ | G13 VDDQL | G14 1/O10L | $\begin{aligned} & \mathrm{G} 15 \\ & \mathrm{I} / \mathrm{O}_{11 \mathrm{~L}} \end{aligned}$ | $\begin{aligned} & \text { G16 } \\ & \text { I/O11R } \end{aligned}$ |
| $\left\|\begin{array}{l} \mathrm{H} 1 \\ \mathrm{I} / \mathrm{O} 26 \mathrm{~L} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \mathrm{H} 2 \\ & \mathrm{I} / \mathrm{O} 25 \mathrm{R} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \mathrm{H} 3 \\ & \mathrm{I} / \mathrm{O}_{26 \mathrm{R}} \end{aligned}\right.$ | \|VDDQR | $\left.\right\|^{\mathrm{H} 5} \mathrm{~V}_{\mathrm{SS}}$ | $\begin{aligned} & \mathrm{H6} \\ & \mathrm{~V} \text { SS } \end{aligned}$ | $\mathrm{H}_{\mathrm{H} 7}$ | $\begin{array}{\|l\|} \hline \mathrm{H} 8 \\ \mathrm{~V} \text { Vs } \end{array}$ | $\begin{array}{\|l\|} \hline \text { H9 } \\ \text { VSS } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{H} 10 \\ \mathrm{~V} \text { SS } \end{array}$ | $\begin{array}{\|c} \mathrm{H} 11 \\ \text { VSS } \end{array}$ | $\begin{array}{\|c} \mathrm{H} 12 \\ \text { Vss } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{H} 13 \\ \mathrm{~V} D \mathrm{DQL} \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{H} 14 \\ \mathrm{I} / \mathrm{OgR} \end{array}$ | $\begin{aligned} & \hline \text { H15 } \\ & \text { IO9L } \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathrm{H} 16 \\ \mathrm{I} / \mathrm{O}_{10 \mathrm{R}} \end{array}$ |
| J1 I/O27L | J2 I/O28R | J3 I/O27R | \|VDDQL | $\left.\right\|^{\mathrm{J5}} \mathrm{Vss}$ | $\begin{aligned} & \mathrm{J6} \\ & \mathrm{~V} s \mathrm{~s} \end{aligned}$ | $\left.\right\|^{\mathrm{J7}} \mathrm{Vss}$ | $\left.\right\|^{\mathrm{Js}} \mathrm{~V} \text { ss }$ | $\begin{array}{\|l\|} \hline \mathrm{J9} \\ \mathrm{~V} s \mathrm{~s} \end{array}$ | $\left\lvert\, \begin{gathered} \mathrm{J} 10 \\ \text { Vss } \end{gathered}\right.$ | $\left.\right\|^{\mathrm{J} 11} \mathrm{Vss}$ | $\left\lvert\, \begin{aligned} & \mathrm{J} 12 \\ & \text { Vss } \end{aligned}\right.$ | J13 <br> VdDQR | $\left\|\begin{array}{l} \mathrm{J} 14 \\ \mathrm{I} / \mathrm{O}_{8 \mathrm{R}} \end{array}\right\|$ | $\left\lvert\, \begin{aligned} & \mathrm{J} 15 \\ & \mathrm{I} / \mathrm{O}_{7 \mathrm{R}} \end{aligned}\right.$ | $\left.\right\|_{\mathrm{I} / \mathrm{O} 8 \mathrm{~L}} ^{\mathrm{J} 6}$ |
| $\begin{array}{\|l\|} \hline \text { K1 } \\ \text { I/O29R } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{K} 2 \\ \mathrm{I} / \mathrm{O}_{29 \mathrm{~L}} \end{array}$ | K3 1/O28L | $\begin{array}{\|l\|} \hline \text { K4 } \\ \text { VDDQL } \end{array}$ | $\begin{array}{\|l\|} \hline \text { K5 } \\ \text { Vss } \end{array}$ | $\begin{array}{\|c\|} \hline \text { K6 } \\ \text { VSS } \end{array}$ | $\begin{array}{\|c\|} \hline \text { K7 } \\ \text { Vss } \end{array}$ | $\begin{array}{\|l\|} \hline \text { K8 } \\ \text { Vss } \end{array}$ | $\begin{array}{\|c\|} \hline \text { K9 } \\ \text { Vss } \end{array}$ | $\begin{array}{\|l\|} \hline \text { K10 } \\ \text { Vss } \end{array}$ | $\begin{gathered} \mathrm{K} 11 \\ \text { Vss } \end{gathered}$ | $\begin{array}{\|l\|} \hline \text { K12 } \\ \text { Vss } \end{array}$ | K13 VDDQR | $\begin{aligned} & \mathrm{K} 14 \\ & \mathrm{I} / \mathrm{O}_{6 \mathrm{R}} \end{aligned}$ | $\begin{aligned} & \mathrm{K} 15 \\ & \mathrm{I} / \mathrm{O}_{6 \mathrm{~L}} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{K} 16 \\ & \mathrm{I} / \mathrm{O}_{7} \mathrm{~L} \end{aligned}$ |
| $\left\lvert\, \begin{aligned} & \mathrm{L} 1 \\ & \mathrm{I} / \mathrm{O}_{30 \mathrm{~L}} \end{aligned}\right.$ | $\left\lvert\, \begin{aligned} & \mathrm{L} 2 \\ & \mathrm{I} / \mathrm{O}_{31 \mathrm{R}} \end{aligned}\right.$ | $\begin{array}{\|l\|} \hline \text { L3 } \\ \text { I/O30R } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{L4} \\ \mathrm{~V} \text { DDQR } \end{array}$ | $\begin{aligned} & \mathrm{L5} \\ & \mathrm{VDD} \end{aligned}$ | $\begin{array}{\|l\|} \mathrm{L6} \\ \mathrm{Vss} \end{array}$ | $\begin{array}{\|l\|} \hline \text { L7 } \\ \text { VSS } \end{array}$ | $\begin{array}{\|l\|} \hline \text { L8 } \\ \text { Vss } \end{array}$ | $\begin{array}{\|l\|} \hline \text { L9 } \\ \text { VSS } \end{array}$ |  | $\begin{array}{\|l\|} \hline \text { L11 } \\ \text { VSS } \end{array}$ | $\begin{array}{\|l\|} \hline \text { L12 } \\ \text { VDD } \end{array}$ | $\begin{array}{\|l\|} \hline \text { L13 } \\ \text { VDDQL } \end{array}$ |  | $\begin{array}{\|l\|} \hline \text { L15 } \\ \mathrm{I} / \mathrm{O} 4 \mathrm{R} \end{array}$ | $\begin{aligned} & \hline \text { L16 } \\ & \text { I/O5R } \end{aligned}$ |
| M1 I/O32R | M2 1/O32L | I/O31L | \|VDDQR | $\begin{aligned} & \text { M5 } \\ & \text { VDD } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { M6 } \\ \text { VDD } \end{array}$ | $\begin{array}{\|c\|} \hline \text { M7 } \\ \text { Vss } \end{array}$ | $\begin{array}{\|l\|} \hline \text { M8 } \\ \text { VSS } \end{array}$ | $\begin{array}{\|l\|} \hline \text { M9 } \\ \text { VSS } \end{array}$ | $\begin{array}{\|c\|} \hline \text { M10 } \\ \text { VSS } \end{array}$ | $\begin{array}{\|l\|} \hline \text { M11 } \\ \text { VDD } \end{array}$ | $\begin{array}{\|c\|} \hline \text { M12 } \\ \text { VDD } \end{array}$ | M13 VDDQL | M14 <br> I/O3R | M15 I/O3L | M16 I/O4L |
| N1 I/O33L | N2 I/O34R | $\text { \|/O } 33 \mathrm{R}$ | $\begin{array}{\|l\|} \hline N 4 \\ \text { VDD } \end{array}$ | N5 VdDQR | N6 VdDQR | N7 VdDQL | N8 VDDQL | N9 VDDQR | N10 VDDQR | N11 VDDQL | N12 VDDQL | $\begin{array}{\|c} \mathrm{N} 13 \\ \mathrm{VDD} \end{array}$ | N14 I/O2L | $\begin{array}{\|l\|} \hline \text { N15 } \\ \text { I/O1R } \end{array}$ | N16 I/O2R |
| $\begin{array}{\|l\|} \hline \mathrm{P} 1 \\ \mathrm{I} / \mathrm{O}_{35 \mathrm{R}} \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{P} 2 \\ \mathrm{I} / \mathrm{O}_{34 \mathrm{~L}} \end{array}$ | $\begin{array}{\|l\|} \hline \text { P3 } \\ \text { TMS } \end{array}$ | $\begin{aligned} & \hline \text { P4 } \\ & \text { A16R } \end{aligned}$ | $\begin{aligned} & \hline \text { P5 } \\ & \text { A13R } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { P6 } \\ \text { A10R } \end{array}$ | $\begin{array}{\|l\|} \hline \text { P7 } \\ \text { A7R } \end{array}$ | $\mathrm{P8} \overline{\mathrm{BE}}_{1 \mathrm{R}}$ | $\overline{\mathrm{P9}} \overline{\mathrm{BE}} \mathrm{OR}$ | $\frac{\mathrm{P} 10}{\mathrm{SEM}} \mathrm{R}$ | $\begin{array}{\|l\|} \hline \mathrm{P} 11 \\ \overline{\mathrm{BUSY}}_{\mathrm{R}} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { P12 } \\ \text { A6R } \end{array}$ | $\begin{array}{\|c\|} \hline \text { P13 } \\ \mathrm{A}_{3} \end{array}$ | $\begin{array}{\|l\|} \hline \text { P14 } \\ \mathrm{I} / \mathrm{O} 0 \mathrm{~L} \end{array}$ | $\begin{array}{\|l\|} \hline \text { P15 } \\ \text { I/OOR } \end{array}$ | $\begin{array}{\|l\|} \hline \text { P16 } \\ \text { I/O1L } \end{array}$ |
| $\begin{array}{\|l\|} \hline \mathrm{R} 1 \\ \mathrm{I} / \mathrm{O}_{35} \mathrm{~L} \end{array}$ | $\begin{array}{\|r\|} \mathrm{R} 2 \\ \mathrm{NC} \end{array}$ | $\frac{\mathrm{R} 3}{\mathrm{TRST}}$ | $\begin{array}{\|r\|} \mathrm{R} 4 \\ \mathrm{NC} \end{array}$ | $\begin{array}{\|l\|} \hline \text { R5 } \\ \text { A15R } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{R} 6 \\ \mathrm{~A}_{12 \mathrm{R}} \end{array}$ | R7 | $\frac{R 8}{\overline{B E}_{3 R}}$ | $\frac{\mathrm{R} 9}{\mathrm{CE}}{ }_{0 \mathrm{R}}$ | $\begin{array}{\|l\|} \hline \mathrm{R} 10 \\ \mathrm{R} / \overline{\mathrm{W}}_{\mathrm{R}} \end{array}$ | $\begin{array}{\|c} \hline \text { R11 } \\ \text { M/S } \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{R} 12 \\ \mathrm{~A} 4 \mathrm{R} \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{R} 13 \\ \mathrm{~A} 1 \mathrm{R} \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{R} 14 \\ \mathrm{OPT}_{\mathrm{R}} \end{array}$ | $\begin{array}{\|c} \mathrm{R} 15 \\ \mathrm{NC} \end{array}$ | $\begin{array}{\|c\|} \hline \text { R16 } \\ \text { NC } \end{array}$ |
| $\mathrm{T}^{\mathrm{T} 1} \mathrm{NC}$ | $\begin{array}{\|l\|} \hline \text { T2 } \\ \hline \end{array}$ | $\mathrm{T}^{\mathrm{T} 3} \mathrm{NC}$ | $\begin{array}{\|r\|} \hline \mathrm{T} 4 \\ \mathrm{NC} \end{array}$ | T5 A14R | $\begin{array}{\|l\|} \hline \text { T6 } \\ \text { A11R } \end{array}$ | $\mathrm{T}_{\mathrm{T}}^{\mathrm{A} 8 \mathrm{R}}$ | $\overline{\mathrm{TB}} \overline{\overline{\mathrm{BE}}_{2 R}}$ | $\begin{aligned} & \text { T9 } \\ & \text { CE1R } \end{aligned}$ | $\overline{\mathrm{T} 10}$ | $\left.\right\|^{\mathrm{T} 11}$ | $\begin{array}{\|c\|} \hline T 12 \\ \mathrm{~A}_{5} \mathrm{R} \end{array}$ | $\begin{array}{\|l\|} \hline T 13 \\ \text { A2R } \end{array}$ | $\left\lvert\, \begin{gathered} T 14 \\ \text { AoR } \end{gathered}\right.$ | $\begin{array}{\|c} \hline \text { T15 } \\ \mathrm{NC} \end{array}$ | $\begin{array}{\|c} \hline \mathrm{T} 16 \\ \mathrm{NC} \end{array}$ |

4869 drw 02c
NOTES:

1. All Vod pins must be connected to 3.3 V power supply.
2. All Vodo pins must be connected to appropriate power supply: 3.3 V if OPT pin for that port is set to $\mathrm{VIH}(3.3 \mathrm{~V})$, and 2.5 V if OPT pin for that port is set to VIL (OV).
3. All Vss pins must be connected to ground supply.
4. Package body is approximately $17 \mathrm{~mm} \times 17 \mathrm{~mm} \times 1.4 \mathrm{~mm}$, with 1.0 mm ball-pitch.
5. This package code is used to reference the package diagram.
6. This text does not indicate orientation of the actual part-marking.

## Pin Names

| Left Port | Right Port | Names |
| :---: | :---: | :---: |
| $\overline{\mathrm{C}} \mathrm{E}_{0} \mathrm{~L}$ CE1L | $\overline{\mathrm{C}} \mathrm{EOR}^{\text {C CE1R }}$ | Chip Enables |
| $\mathrm{R} / \bar{W} \mathrm{~L}$ | $\mathrm{R} / \bar{W}_{\text {R }}$ | Read/Write Enable |
| $\overline{\mathrm{OE}}$ | $\overline{\text { OER }}$ | Output Enable |
| AoL - A16L | Aor - A16R | Address |
| /OOL - //O35L | //Oor - //O35R | Data Input/Output |
| $\overline{\text { SEML }}$ | $\overline{\text { SEMR }}$ | Semaphore Enable |
| $\overline{\text { INTL }}$ | $\overline{\mathrm{INT}} \mathrm{R}$ | Interupt Flag |
| $\overline{\text { BUSYL }}$ | $\bar{B}_{\text {BUS }}{ }_{\text {r }}$ | Busy Flag |
|  | $\overline{\mathrm{B}}$ OR - $\mathrm{BE}^{\text {E }}$ \% | Byte Enables (9-bit bytes) |
| Vodol | VDDQR | Power (//O Bus) (3.3V or 2.5 V$)^{(1)}$ |
| OPTL | OPTR | Option for selecting Vodox ${ }^{(1,2)}$ |
| M/S |  | Master or Slave Select |
| VdD |  | Power (3.3V) ${ }^{(1)}$ |
| Vss |  | Ground (0V) |
| TDI |  | Test Data Input |
| TDO |  | Test Data Output |
| TCK |  | Test Logic Clock (10MHz) |
| TMS |  | Test Mode Select |
| $\overline{\text { TRST }}$ |  | Reset (Initialize TAP Controller) |

NOTES:

1. VDD, OPTx, and VDdox must be set to appropriate operating levels prior to applying inputs on $1 / O x$.
2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to $\mathrm{VH}(3.3 \mathrm{~V})$, then that port's $\mathrm{I} / \mathrm{Os}$ and controls will operate at 3.3 V levels and VDDox must be supplied at 3.3 V . If OPTx is set to VIL (OV), then that port's I/Os and controls will operate at 2.5 V levels and Vdoax must be supplied at 2.5 V . The OPT pins are independent of one another-both ports can operate at 3.3 V levels, both can operate at 2.5 V levels, or either can operate at 3.3 V with the other at 2.5 V .

## Truth Table I—Read/Write and Enable Control ${ }^{(1,2)}$

| $\overline{\mathrm{OE}}$ | $\overline{\text { SEM }}$ | CEE | CE1 | BE3 | $\overline{\mathrm{BE}} 2$ | $\overline{\mathrm{BE}} 1$ | BE0 | R $\bar{W}$ | Byte 3 <br> I/O27-35 | Byte 2 <br> I/O18-26 | Byte 1 I/O9-17 | Byte 0 I/O0-8 | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | H | H | X | X | X | X | X | X | High-Z | High-Z | High-Z | High-Z | Deselected-Power Down |
| X | H | X | L | X | X | X | X | X | High-Z | High-Z | High-Z | High-Z | Deselected-Power Down |
| X | H | L | H | H | H | H | H | X | High-Z | High-Z | High-Z | High-Z | All Bytes Deselected |
| X | H | L | H | H | H | H | L | L | High-Z | High-Z | High-Z | Din | Write to Byte 0 Only |
| X | H | L | H | H | H | L | H | L | High-Z | High-Z | DiN | High-Z | Write to Byte 1 Only |
| X | H | L | H | H | L | H | H | L | High-Z | Din | High-Z | High-Z | Write to Byte 2 Only |
| X | H | L | H | L | H | H | H | L | Din | High-Z | High-Z | High-Z | Write to Byte 3 Only |
| X | H | L | H | H | H | L | L | L | High-Z | High-Z | Din | Din | Write to Lower 2 Bytes Only |
| X | H | L | H | L | L | H | H | L | Din | Din | High-Z | High-Z | Write to Upper 2 bytes Only |
| X | H | L | H | L | L | L | L | L | Din | Din | Din | Din | Write to All Bytes |
| L | H | L | H | H | H | H | L | H | High-Z | High-Z | High-Z | Dout | Read Byte 0 Only |
| L | H | L | H | H | H | L | H | H | High-Z | High-Z | Dout | High-Z | Read Byte 1 Only |
| L | H | L | H | H | L | H | H | H | High-Z | Dout | High-Z | High-Z | Read Byte 2 Only |
| L | H | L | H | L | H | H | H | H | Dout | High-Z | High-Z | High-Z | Read Byte 3 Only |
| L | H | L | H | H | H | L | L | H | High-Z | High-Z | Dout | Dout | Read Lower 2 Bytes Only |
| L | H | L | H | L | L | H | H | H | Dout | Dout | High-Z | High-Z | Read Upper 2 Bytes Only |
| L | H | L | H | L | L | L | L | H | Dout | Dout | Dout | Dout | Read All Bytes |
| H | H | L | H | L | L | L | L | X | High-Z | High-Z | High-Z | High-Z | Outputs Disabled |

## NOTES:

1. "H" = ViH, "L" = VIL, "X" = Don't Care.
2. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

## Truth Table II - Semaphore Read/Write Control ${ }^{(1)}$

| Inputs ${ }^{(1)}$ |  |  |  |  |  |  |  | Outputs |  | Mode |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{C}} \mathrm{E}^{2)}$ | R/W | $\overline{\mathrm{OE}}$ | $\overline{\mathrm{B}} \mathrm{E}_{3}$ | $\overline{\mathrm{B}} \mathrm{E}_{2}$ | $\overline{\mathrm{B}} \bar{E}_{1}$ | $\overline{\mathrm{B}} \mathrm{E}_{0}$ | $\overline{\text { SEM }}$ | 1/01-35 | 1/00 |  |
| H | H | L | L | L | L | L | L | DATAOUT | DATAout | Read Data in Semaphore Flag ${ }^{(3)}$ |
| H | $\uparrow$ | X | X | X | X | L | L | X | DATAIN | Write $\mathrm{V} / \mathrm{O}_{0}$ into Semaphore Flag |
| L | X | X | X | X | X | X | L | - | - | Not Allowed |

## NOTES:

1. There are eight semaphore flags written to $\mathrm{I} / \mathrm{O}_{0}$ and read from all the $\mathrm{I} / \mathrm{Os}\left(\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{35}\right)$. These eight semaphore flags are addressed by $\mathrm{A} 0-\mathrm{A} 2$.
2. $\overline{C E}=\mathrm{L}$ occurs when $\overline{\mathrm{CE}} \mathrm{E}_{0}=\mathrm{VIL}_{\mathrm{I}}$ and $\mathrm{CE} 1=\mathrm{VIH}_{\mathrm{H}}$.
3. Each byte is controlled by the respective $\overline{\mathrm{BE}}$. To read data $\overline{\mathrm{B}} \mathrm{n}=\mathrm{VIL}$.

## Maximum Operating

 Temperature and Supply Voltage ${ }^{(1)}$| Grade | Ambient <br> Temperature | GND | VDD |
| :--- | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 0 V | $3.3 \mathrm{~V} \pm 150 \mathrm{mV}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | OV | $3.3 \mathrm{~V} \pm 150 \mathrm{mV}$ |

## NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

## Absolute Maximum Ratings ${ }^{(1)}$

| Symbol | Rating | Commercial <br> \& Industrial | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Terminal Voltage <br> with Respect to <br> GND | -0.5 to +4.6 | V |
| TBIAS | Temperature <br> Under Bias | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| TSTG | Storage <br> Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| IOUT | DC Output Current | 50 | mA |

## NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VTERM must not exceed VDD +150 mV for more than $25 \%$ of the cycle time or 4 ns maximum, and is limited to $\leq 20 \mathrm{~mA}$ for the period of VTERM $\geq \mathrm{VDD}+150 \mathrm{mV}$.

Capacitance ${ }^{(1)}$
(TA = +25 ${ }^{\circ} \mathrm{C}, \mathrm{F}=1.0 \mathrm{MHz}$ ) PQFP ONLY

| Symbol | Parameter | Conditions $^{(2)}$ | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| CIN | Input Capacitance | $\mathrm{VIN}=3 \mathrm{dV}$ | 8 | pF |
| Cout $^{(3)}$ | Output Capacitance | Vout $=3 \mathrm{dV}$ | 10.5 | pF |

## NOTES:

1. These parameters are determined by device characterization, but are not production tested.
2. 3dV references the interpolated capacitance when the input and output switch from 0 V to 3 V or from 3 V to 0 V .
3. Cout also references $\mathrm{C} / \mathrm{o}$.

Recommended DC Operating Conditions with Vdda at 2.5V

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | Core Supply Voltage | 3.15 | 3.3 | 3.45 | V |
| VDDQ | I/O Supply Voltage ${ }^{(3)}$ | 2.4 | 2.5 | 2.6 | V |
| Vss | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage ${ }^{(3)}$ (Address \& Control Inputs) | 1.7 | - | $V \mathrm{CDQ}+100 \mathrm{mV}{ }^{(2)}$ | V |
| VIH | Input High Voltage - I/ ${ }^{(3)}$ | 1.7 | - | VdDQ $+100 \mathrm{mV}{ }^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.5{ }^{(1)}$ | - | 0.7 | V |

## NOTES:

1. $\mathrm{VIL} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed VddQ +100 mV .
3. To select operation at 2.5 V levels on the $\mathrm{I} / \mathrm{Os}$ and controls of a given port, the OPT pin for that port must be set to VIL (OV), and VDDQx for that port must be supplied as indicated above.

## Recommended DC Operating Conditions with Vdda at 3.3V

| Symbol | Parameter | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vdd | Core Supply Voltage | 3.15 | 3.3 | 3.45 | V |
| VDDQ | I/O Supply Voltage ${ }^{(3)}$ | 3.15 | 3.3 | 3.45 | V |
| Vss | Ground | 0 | 0 | 0 | V |
| VIH | Input High Voltage <br> (Address \& Control Inputs) ${ }^{(3)}$ | 2.0 | - | VDDQ $+150 \mathrm{mV}{ }^{(2)}$ | V |
| VIH | Input High Voltage - $/ / O^{(3)}$ | 2.0 | - | VDDQ $+150 \mathrm{mV}{ }^{(2)}$ | V |
| VIL | Input Low Voltage | $-0.3{ }^{(1)}$ | - | 0.8 | V |

NOTES:

1. $\mathrm{VIL} \geq-1.5 \mathrm{~V}$ for pulse width less than 10 ns .
2. Vterm must not exceed VdDQ +150 mV .
3. To select operation at 3.3 V levels on the $\mathrm{I} / \mathrm{Os}$ and controls of a given port, the OPT pin for that port must be set to $\left.\mathrm{VIH}^{(3.3 V}\right)$, and VDDQx for that port must be supplied as indicated above.

DC Electrical Characteristics Over the Operating
Temperature and Supply Voltage Range (Vdo $=\mathbf{3 . 3 V} \pm 150 \mathrm{mV}$ )

| Symbol | Parameter | Test Conditions | 70V659S |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| \||Lا| | Input Leakage Current ${ }^{(1)}$ | VdDQ = Max., VIN = OV to VdDQ | - | 10 | $\mu \mathrm{A}$ |
| \|ILOI | Output Leakage Current | $\overline{\mathrm{C}} \overline{\mathrm{E}}_{0}=\mathrm{V}$ H or $\mathrm{CE} 1=\mathrm{VIL}$, Vout $=0 \mathrm{~V}$ to VDDQ | - | 10 | $\mu \mathrm{A}$ |
| VoL (3.3V) | Output Low Voltage ${ }^{(2)}$ | $\mathrm{loL}=+4 \mathrm{~mA}, \mathrm{VDDQ}=\mathrm{Min}$. | - | 0.4 | V |
| Voh (3.3V) | Output High Voltage ${ }^{(2)}$ | $\mathrm{IOH}=-4 \mathrm{~mA}, \mathrm{VDDQ}=$ Min. | 2.4 | - | V |
| Vol (2.5V) | Output Low Voltage ${ }^{(2)}$ | $\mathrm{lOL}=+2 \mathrm{~mA}$, VDDQ $=$ Min. | - | 0.4 | V |
| Voh (2.5V) | Output High Voltage ${ }^{(2)}$ | $\mathrm{IOH}=-2 \mathrm{~mA}, \mathrm{VDDQ}=\mathrm{Min}$. | 2.0 | - | V |

## NOTE:

1. At $V D D \leq-2.0 \mathrm{~V}$ input leakages are undefined.
2. VDDQ is selectable $(3.3 \mathrm{~V} / 2.5 \mathrm{~V})$ via OPT pins. Refer to p .5 for details.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ${ }^{(3)}(\mathbf{V D D}=\mathbf{3 . 3 V} \pm 150 \mathrm{mV})$

| Symbol | Parameter | Test Condition | Version |  | 70V659S10 <br> Com'l Only |  | $\begin{gathered} \text { 70V659S12 } \\ \text { Com'I } \\ \text { \& Ind } \end{gathered}$ |  | $\begin{gathered} \text { 70V659S15 } \\ \text { Com'I } \\ \text { \& Ind } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Typ. ${ }^{(4)}$ | Max. | Typ. ${ }^{(4)}$ | Max. | Тур. ${ }^{(4)}$ | Max. |  |
| IDD | Dynamic Operating Current (Both Ports Active) | $\overline{\mathrm{C}} \bar{E}_{\mathrm{L}}$ and $\overline{\mathrm{C}}_{\mathrm{E}}=\mathrm{VIL}$, Outputs Disabled $f=f m a X^{(1)}$ | COM'L | S | 340 | 500 | 315 | 465 | 300 | 440 | mA |
|  |  |  | IND | S | - | - | 365 | 515 | 350 | 490 |  |
| ISB1 | Standby Current (Both Ports - TLL Level Inputs) | $\begin{aligned} & \overline{\mathrm{C} E \mathrm{E}}=\overline{\mathrm{C}} \bar{E}_{\mathrm{R}}=\mathrm{VH} \\ & \mathrm{f}=\mathrm{H} \mathrm{HAX} \end{aligned}$ | COM'L | S | 115 | 165 | 90 | 125 | 75 | 100 | mA |
|  |  |  | IND | S | - | - | 115 | 150 | 100 | 125 |  |
| ISB2 | Standby Current (One Port - TLL Level Inputs) | $\overline{\mathrm{C}} \mathrm{E}^{\prime \prime} \mathrm{A}^{\prime \prime}=\mathrm{VIL}$ and $\overline{\mathrm{C}}{ }^{\prime \prime} \mathrm{B}^{\prime \prime}=\mathrm{V} \mathrm{H}^{(5)}$ Active Port Outputs Disabled, $\mathrm{f}=\mathrm{fM} \mathrm{AX}^{(1)}$ | COM'L | S | 225 | 340 | 200 | 325 | 175 | 315 | mA |
|  |  |  | IND | S | - | - | 225 | 365 | 200 | 350 |  |
| ISB3 | Full Standby Current (Both Ports - CMOS Level Inputs) | Both Ports $\bar{C} E \mathrm{E}$ and$\overline{\mathrm{C} E R} \geq \mathrm{VDD}-0.2 \mathrm{~V}, \mathrm{VIN} \geq \mathrm{VDD}-0.2 \mathrm{~V}$$\text { or } \mathrm{VN} \leq 0.2 \mathrm{~V}, \mathrm{f}=0^{(2)}$ | COM'L | S | 3 | 15 | 3 | 15 | 3 | 15 | mA |
|  |  |  | IND | S | - | - | 6 | 15 | 6 | 15 |  |
| IsB4 | Full Standby Current (One Port - CMOS Level Inputs) | $\overline{\mathrm{C}} \overline{E N A}^{\prime \prime} \leq 0.2 \mathrm{~V}$ and $\overline{\mathrm{CE}}{ }^{\prime \prime} \mathrm{B}^{\prime \prime} \geq \mathrm{VDD}-0.2 \mathrm{~V}^{5}$ $\mathrm{VIN} \geq \mathrm{VDD}-0.2 \mathrm{~V}$ or $\mathrm{VIN} \leq 0.2 \mathrm{~V}$, Active Port, Outputs Disabled, $f=$ fmax ${ }^{(1)}$ | COM'L | S | 220 | 335 | 195 | 320 | 170 | 310 | mA |
|  |  |  | IND | S | - | - | 220 | 360 | 195 | 345 |  |

NOTES:
4869 tbl 10

1. At $f=$ fmax, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of $1 /$ tre, using "AC TEST CONDITIONS" at input levels of GND to 3 V .
2. $f=0$ means no address or control lines change. Applies only to input at CMOS level standby.
3. Port " A " may be either left or right port. Port " B " is the opposite from port " A ".
4. $V_{D D}=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$ for Typ, and are not production tested. $\operatorname{IDD} D C(f=0)=120 \mathrm{~mA}$ (Typ).
5. $\overline{\mathrm{CE}}=\mathrm{V}_{I L}$ means $\overline{\mathrm{CE}}_{0 X}=\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{CE}_{1 \mathrm{X}}=\mathrm{V}_{I H}$
$\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}$ means $\overline{\mathrm{CE}}_{0 X}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{CE}_{1 \mathrm{X}}=\mathrm{V}_{\mathrm{V}}$
$\overline{\mathrm{CE}} \mathrm{x} \leq 0.2 \mathrm{~V}$ means $\overline{\mathrm{CE}} 0 \mathrm{x} \leq 0.2 \mathrm{~V}$ and $\mathrm{CE} 1 \mathrm{x} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$
$\overline{\mathrm{CE}} \mathrm{X} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ means $\overline{\mathrm{CE}} 0 \mathrm{X} \geq \mathrm{Vcc}-0.2 \mathrm{~V}$ or CE1X -0.2 V
"X" represents "L" for left port or "R" for right port.

## AC Test Conditions (Vdda-3.3V/2.5V)

| Input Pulse Levels | GND to $3.0 \mathrm{~V} / \mathrm{GND}$ to 2.5 V |
| :--- | :---: |
| Input Rise/Fall Times | 2 ns Max. |
| Input Timing Reference Levels | $1.5 \mathrm{~V} / 1.25 \mathrm{~V}$ |
| Output Reference Levels | $1.5 \mathrm{~V} / 1.25 \mathrm{~V}$ |
| Output Load | Figures 1 and 2 |



Figure 1. AC Output Test load.


Figure 2. Output Test Load (For tcklz, tckhz, tolz, and tohz). *Including scope and jig.


Figure 3. Typical Output Derating (Lumped Capacitive Load).

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ${ }^{(5)}$

| Symbol | Parameter | 70V659S10 <br> Com'I Only |  | $\begin{aligned} & \text { 70V659S12 } \\ & \text { Com'I } \\ & \text { \& Ind } \end{aligned}$ |  | $\begin{aligned} & \text { 70V659S15 } \\ & \text { Com'I } \\ & \text { \& Ind } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| READ CYCLE |  |  |  |  |  |  |  |  |
| trc | Read Cycle Time | 10 | - | 12 | - | 15 | - | ns |
| tAA | Address Access Time | - | 10 | - | 12 | - | 15 | ns |
| tace | Chip Enable Access Time ${ }^{(3)}$ | - | 10 | - | 12 | - | 15 | ns |
| tabe | Byte Enable Access Time ${ }^{(3)}$ | - | 5 | - | 6 | - | 7 | ns |
| taoe | Output Enable Access Time | - | 5 | - | 6 | - | 7 | ns |
| tor | Output Hold from Address Change | 3 | - | 3 | - | 3 | - | ns |
| t.z | Output Low-Z Time ${ }^{(1,2)}$ | 0 | - | 0 | - | 0 | - | ns |
| thz | Output High-Z Time ${ }^{(1,2)}$ | 0 | 4 | 0 | 6 | 0 | 8 | ns |
| tpu | Chip Enable to Power Up Time ${ }^{(2)}$ | 0 | - | 0 | - | 0 | - | ns |
| tPD | Chip Disable to Power Down Time ${ }^{(2)}$ | - | 10 | - | 10 | - | 15 | ns |
| tsop | Semaphore Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}})$ | - | 4 | - | 6 | - | 8 | ns |
| tsaA | Semaphore Address Access Time | 3 | 10 | 3 | 12 | 3 | 20 | ns |

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage ${ }^{(5)}$

| Symbol | Parameter | 70V659S10 Com'I Only |  | 70V659S12 Com'l \& Ind |  | 70V659S15 Com'I \& Ind |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max | Min. | Max. |  |
| WRITE CYCLE |  |  |  |  |  |  |  |  |
| twc | Write Cycle Time | 10 | - | 12 | - | 15 | - | ns |
| tew | Chip Enable to End-of-Write ${ }^{(3)}$ | 8 | - | 10 | - | 12 | - | ns |
| taw | Address Valid to End-of-Write | 8 | - | 10 | - | 12 | - | ns |
| tas | Address Set-up Time ${ }^{(3)}$ | 0 | - | 0 | - | 0 | - | ns |
| twp | Write Pulse Width | 8 | - | 10 | - | 12 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tow | Data Valid to End-of-Write | 6 | - | 8 | - | 10 | - | ns |
| to | Data Hold Time ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twz | Write Enable to Output in High- ${ }^{(1,2)}$ | - | 4 | - | 4 | - | 4 | ns |
| tow | Output Active from End-of-Write ${ }^{(1,2,4)}$ | 0 | - | 0 | - | 0 | - | ns |
| tSWRD | $\overline{\text { SEM Flag Write to Read Time }}$ | 5 | - | 5 | - | 5 | - | ns |
| tsps |  | 5 | - | 5 | - | 5 | - | ns |

NOTES:

1. Transition is measured OmV from Low or High-impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranted by device characterization, but is not production tested.
3. To access RAM, $\overline{C E}=$ VIL and $\overline{S E M}=\mathrm{VIH}$. To access semaphore, $\overline{C E}=\mathrm{V} I H$ and $\overline{S E M}=$ VIL. Either condition must be valid for the entire tew time.
4. The specification for toH must be met by the device supplying write data to the RAM under all operating conditions. Although toH and tow values will vary over voltage and temperature, the actual tof will always be smaller than the actual tow.
5. These values are valid regardess of the power supply level selected for I/O and control signals ( $3.3 \mathrm{~V} / 2.5 \mathrm{~V}$ ). See page 5 for details.

Waveform of Read Cycles ${ }^{(5)}$


NOTES:

1. Timing depends on which signal is asserted last, $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ or $\overline{\mathrm{BE}}$.
2. Timing depends on which signal is de-asserted first $\overline{\mathrm{CE}}, \overline{\mathrm{OE}}$ or $\overline{\mathrm{BE}}$.
3. TBDD delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA or tBDD.
5. $\overline{\mathrm{SEM}}=\mathrm{V} \mathrm{IH}$.

## Timing of Power-Up Power-Down



## Timing Waveform of Write Cycle No. 1, R/W Controlled Timing ${ }^{(1,5,8)}$



Timing Waveform of Write Cycle No. 2, CE Controlled Timing ${ }^{(1,5)}$


NOTES:

1. $\mathrm{R} \overline{\mathrm{W}}$ or $\overline{\mathrm{CE}}$ or $\overline{\mathrm{BE}}=\mathrm{VIH}$ during all address transitions.
2. A write occurs during the overlap (tEW or twP) of a $\overline{C E}=V / L$ and a $R / \bar{W}=V I L$ for memory array writing cycle.
3. twR is measured from the earlier of $\overline{C E}$ or $R \bar{W}$ (or $\overline{S E M}$ or $R \bar{W}$ ) going HIGH to the end of write cycle.
4. During this period, the $I / O$ pins are in the output state and input signals must not be applied.
5. If the $\overline{C E}$ or $\overline{S E M}=$ VIL transition occurs simultaneously with or after the $\mathrm{R} \overline{\mathrm{W}}=\mathrm{V}$ IL transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal is asserted last, $\overline{C E}$ or $R \bar{W}$.
7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0 mV from steady state with the Output Test Load (Figure 2).
8. If $\overline{\mathrm{OE}}=\mathrm{VIL}$ during R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the $I / O$ drivers to turn off and data to be placed on the bus for the required tow. If $\overline{\mathrm{OE}}=\mathrm{V} / \mathrm{H}$ during an $\mathrm{R} / \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
9. To access RAM, $\overline{\mathrm{CE}}=\mathrm{VIL}$ and $\overline{\mathrm{SEM}}=\mathrm{VIH}$. To access semaphore, $\overline{\mathrm{CE}}=\mathrm{VIH}$ and $\overline{\mathrm{SEM}}=\mathrm{VIL}$. tew must be met for either condition.

## Timing Waveform of Semaphore Read after Write Timing, Either Side ${ }^{(1)}$



NOTES:

1. $\overline{\mathrm{CE}}=\mathrm{VIH}$ for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table). Refer also to Truth Table II for appropriate $\overline{\mathrm{BE}}$ controls.
2. "DATAout VALID" represents all $I / O^{\prime} s\left(I / O_{0}-I / O_{35}\right)$ equal to the semaphore value.

## Timing Waveform of Semaphore Write Contention ${ }^{(1,3,4)}$



NOTES:

1. DOR $=\operatorname{DoL}=\mathrm{VIL}, \overline{\mathrm{CE}} \mathrm{L}=\overline{\mathrm{CE}} \mathrm{R}=\mathrm{VIH}$. Refer to Truth Table II for appropriate $\overline{\mathrm{BE}}$ controls.
2. All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".

3. If tsps is not satisfied,the semaphore will fall positively to one side or the other, but there is no guarantee which side will be granted the semaphore flag.

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

| Symbol | Parameter | 70V659S10Com'I Only |  | $\begin{gathered} \text { 70V659S12 } \\ \text { Com'I } \\ \text { \& Ind } \end{gathered}$ |  | $\begin{gathered} \text { 70V659S15 } \\ \text { Com'I } \\ \text { \& Ind } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
|  |  |  |  |  |  |  |  |  |
| tbat | $\overline{\text { BUSY }}$ Access Time from Address Match | - | 10 | - | 12 | - | 15 | ns |
| tBDA | $\overline{\text { BUSY }}$ Disable Time from Address Not Matched | - | 10 | - | 12 | - | 15 | ns |
| tBAC | $\overline{\text { BUSY }}$ Access Time from Chip Enable Low | - | 10 | - | 12 | - | 15 | ns |
| tBDC | $\overline{\text { BUSY }}$ Disable Time from Chip Enable High | - | 10 | - | 12 | - | 15 | ns |
| taps | Arbitration Priority Set-up Time ${ }^{(2)}$ | 5 | - | 5 | - | 5 | - | ns |
| tBD | $\overline{\text { BUSY }}$ Disable to Valid Data ${ }^{(3)}$ | - | 10 | - | 12 | - | 15 | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 8 | - | 10 | - | 12 | - | ns |
| $\overline{\text { BUSY TIMING (M/S̄}=\text { VIL) }}$ |  |  |  |  |  |  |  |  |
| twb | $\overline{\text { BUSY }}$ Input to Write ${ }^{(4)}$ | 0 | - | 0 | - | 0 | - | ns |
| twh | Write Hold After $\overline{\mathrm{BUSY}}{ }^{(5)}$ | 8 | - | 10 | - | 12 | - | ns |
| PORT-TO-PORT DELAY TIMING |  |  |  |  |  |  |  |  |
| twod | Write Pulse to Data Delay ${ }^{(1)}$ | - | 22 | - | 25 | - | 30 | ns |
| tod | Write Data Valid to Read Data Delay ${ }^{(1)}$ | - | 20 | - | 22 | - | 25 | ns |

NOTES:

1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and $\overline{B U S Y}(M \bar{S}=V I H)$ ".
2. To ensure that the earlier of the two ports wins.
3. tBDD is a calculated parameter and is the greater of the Max. Spec, twDD - twp (actual), or tDDD - tow (actual).
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port " B " after contention on port " A ".

## Timing Waveform of Write with Port-to-Port Read and $\overline{B U S Y}\left(\mathbf{M} / \overline{\mathbf{S}}=\mathbf{V I H}^{(2,4,5)}\right.$



NOTES:

1. To ensure that the earlier of the two ports wins. taPs is ignored for M/ $\bar{S}=$ VIL (SLAVE).
2. $\overline{\mathrm{CE}} \mathrm{L}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{VIL}$.
3. $\overline{\mathrm{OE}}=\mathrm{VIL}$ for the reading port.
4. If $M / \bar{S}=V$ IL (slave), $\overline{B U S Y}$ is an input. Then for this example $\overline{B U S Y} " A "=V I H$ and $\overline{B U S Y} " B "$ input is shown above.
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

## Timing Waveform of Write with $\overline{B U S Y}$ (M/ $\overline{\mathbf{S}}=\mathbf{V I L}$ )



NOTES:

1. twh must be met for both $\overline{B U S Y}$ input (SLAVE) and output (MASTER).
2. $\overline{B U S Y}$ is asserted on port " $B$ " blocking $R / \bar{W} " B$ ", until $\overline{B U S Y} " B$ " goes HIGH.
3. twB is only for the 'slave' version.

Waveform of $\bar{B} U S Y$ Arbitration Controlled by $\overline{\mathbf{C E}}$ Timing ( $\mathbf{M} / \overline{\mathbf{S}}=\mathbf{V I H})^{(\mathbf{1 )}}$


Waveform of BUSY Arbitration Cycle Controlled by Address Match Timing ( $\mathbf{M} / \overline{\mathbf{S}}=\mathbf{V I H})^{\mathbf{( 1 )}}$

ADDR"A"


NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".
2. If taps is not satisfied, the $\overline{B U S Y}$ signal will be asserted on one side or another but there is no guarantee on which side $\overline{B U S Y}$ will be asserted.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

|  |  | 70V659S10 <br> Com'I Only |  | $\begin{gathered} \text { 70V659S12 } \\ \text { Com'I } \\ \text { \& Ind } \end{gathered}$ |  | $\begin{gathered} \text { 70V659S15 } \\ \text { Com'I } \\ \text { \& Ind } \end{gathered}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| INTERRUPT TIMING |  |  |  |  |  |  |  |  |
| tAS | Address Setup Time | 0 | - | 0 | - | 0 | - | ns |
| twr | Write Recovery Time | 0 | - | 0 | - | 0 | - | ns |
| tns | Interrupt Set Time | - | 10 | - | 12 | - | 15 | ns |
| tinR | Interrupt Reset Time | - | 10 | - | 12 | - | 15 | ns |

## Waveform of Interrupt Timing ${ }^{(1)}$



NOTES:

1. All timing is the same for left and right ports. Port " $A$ " may be either the left or right port. Port " $B$ " is the port opposite from port " $A$ ".
2. Refer to Interrupt Truth Table.
3. Timing depends on which enable signal ( $\overline{\mathrm{CE}}$ or $\mathrm{R} \overline{\mathrm{W}}$ ) is asserted last.
4. Timing depends on which enable signal ( $\overline{C E}$ or $R / \bar{W}$ ) is de-asserted first.

## Truth Table III - Interrupt Flag ${ }^{(1,4)}$

| Left Port |  |  |  |  | Right Port |  |  |  |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} \overline{\mathrm{W}} \mathrm{L}$ | C̄EL | $\overline{\text { OEL }}$ | A16L-AoL | INTL | $\mathrm{R} \bar{W}_{\mathrm{R}}$ | $\overline{\mathrm{C}} \mathrm{E}_{\mathrm{R}}$ | $\overline{\text { OER }}$ | A16R-A0R | INTR |  |
| L | L | X | 1FFFF | X | X | X | X | X | $L^{(2)}$ | Set Right INTR Flag |
| X | X | X | X | x | X | L | L | 1FFFF | $\mathrm{H}^{(3)}$ | Reset Right INTR Flag |
| X | X | X | X | $L^{(3)}$ | L | L | X | 1FFFE | X | Set Left İTTL Flag |
| X | L | L | 1FFFE | $\mathrm{H}^{(2)}$ | X | X | X | X | X | Reset Left İNTL Flag |

NOTES:

1. Assumes $\overline{B U S Y L}=\overline{B U S Y} R=V / H$.
2. If $\overline{B U S Y} L=V I L$, then no change.
3. If $\overline{B U S Y}_{R}=V I L$, then no change.
4. $\overline{\operatorname{NT} L}$ and $\overline{\operatorname{NT}} \mathrm{R}$ must be initialized at power-up.

## Truth Table IV -

Address BUSY Arbitration

| Inputs |  |  | Outputs |  | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{C}} \mathrm{EL}^{\text {L }}$ | $\overline{\mathrm{C}} \bar{E}_{\mathrm{R}}$ | Aol-A16L AOR-A16R | $\overline{\text { BUSY̌ }}{ }^{(1)}$ | $\overline{\text { BUSYR }}{ }^{(1)}$ |  |
| X | X | NO MATCH | H | H | Normal |
| H | X | MATCH | H | H | Normal |
| X | H | MATCH | H | H | Normal |
| L | L | MATCH | (2) | (2) | Write Inhibit ${ }^{(3)}$ |

NOTES:
4869 tbl 17

1. Pins $\overline{B U S Y L}$ and $\overline{B U S Y}_{R}$ are both outputs when the part is configured as a master. Both are inputs when configured as a slave. $\bar{B} \operatorname{BSY}$ outputs on the IDT70V659 are push-pull, not open drain outputs. On slaves the $\overline{B U S Y}$ input internally inhibits writes.
2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address

3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when $\overline{B U S Y}_{\mathrm{R}}$ outputs are driving LOW regardless of actual logic level on the pin.

Truth Table V - Example of Semaphore Procurement Sequence ${ }^{(1,2,3)}$

| Functions | Do - D35 Left | Do - D35 Right $^{\prime 2}$ |  |
| :--- | :---: | :---: | :--- |
| No Action | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Right Port Writes "0" to Semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left Port Writes "1" to Semaphore | 1 | 0 | Right port obtains semaphore token |
| Left Port Writes "0" to Semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right Port Writes "1" to Semaphore | 0 | 1 | Left port obtains semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Right Port Writes "0" to Semaphore | 1 | 0 | Right port has semaphore token |
| Right Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |
| Left Port Writes "0" to Semaphore | 0 | 1 | Left port has semaphore token |
| Left Port Writes "1" to Semaphore | 1 | 1 | Semaphore free |

NOTES:
4869 tbl 18

1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V659.
2. There are eight semaphore flags written to via $1 / O_{0}$ and read from all $I / O^{\prime} s\left(/ / O_{0}-/ / O_{35}\right)$. These eight semaphores are addressed by $\mathrm{A}_{0}$ - $\mathrm{A}_{2}$.
3. $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{SEM}}=\mathrm{V}_{\mathrm{VL}}$ to access the semaphores. Refer to the Semaphore Read/Write Control Truth Table.

## Functional Description

The IDT70V659 provides two ports with separate control, address and $\mathrm{I} / O$ pins that permit independent access for reads or writes to any location inmemory. TheIDT70V659has anautomatic powerdownfeature controlled by $\overline{\mathrm{CE}}$. The $\overline{\mathrm{CE}} 0$ and $\mathrm{CE}_{1}$ control the on-chip power down circuitry that permits the respective portto go into a standby mode when not selected ( $\overline{\mathrm{CE}}=\mathrm{HIGH})$. When a port is enabled, access to the entire memory array is permitted.

## Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{\mathrm{NT}} \mathrm{L}$ ) is asserted when the right port writes to memory location

1FFFE (HEX), where a write is defined as $\overline{\mathrm{CE}} \mathrm{R}=\mathrm{R} \overline{\mathrm{W}} \mathrm{R}=\mathrm{VIL}$ per the Truth Table. The left port clears the interrupt through access of address location 1FFFE when $\overline{\mathrm{CE}} \mathrm{L}=\overline{\mathrm{OE}} \mathrm{L}=\mathrm{VIL}, \mathrm{R} / \overline{\mathrm{W}}$ is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 1FFFF (HEX) and to clear the interrupt flag ( $\overline{\mathrm{NT}} \mathrm{R}$ ), the right port must read the memory location 1FFFF. The message (36 bits) at 1FFFE or 1FFFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFFE and 1FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table III for the interruptoperation.

## Busy Logic

Busy Logic provides a hardware indication thatboth ports of the RAM have accessed the same location atthe sametime. Italsoallows one of the two accessesto proceed and signalstheotherside thatthe RAM is "Busy". The $\overline{B U S Y}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side thatreceives a $\overline{B U S Y}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of $\overline{B U S Y} \operatorname{logic}$ is not required ordesirable for all applications. In some cases it may be useful to logically OR the $\overline{B U S Y}$ outputs together and use any BUSY indication as an interrupt source to flag the event of anillegal or illogical operation. If the write inhibitfunction of $\overline{B U S Y}$ logic is not desirable, the BUSY logic can be disabled by placing the part in slave mode with the M/S pin. Once in slave mode the $\overline{B U S Y}$ pin operates solely as a write inhibitinputpin. Normal operation can be programmed by tying the $\overline{\mathrm{BUSY}}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the $\overline{B U S Y}$ pin for that port LOW.

The BUSY outputs on the IDT70V659 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the $\overline{B U S Y}$ indication for the resulting array requires the use of an external AND gate.


Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V659 RAMs.

## Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V659 RAM array in width while using $\overline{\mathrm{BUSY}}$ logic, one master part is used to decide which side of the RAMs array will receive a $\overline{B U S Y}$ indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the $\overline{B U S Y}$ signal as a write inhibit signal. Thus on the IDT70V659 RAM the $\overline{B U S Y}$ pin is an output if the part is used as a master $(\mathrm{M} / \overline{\mathrm{S}} \mathrm{pin}=\mathrm{VIH})$, and the $\overline{\mathrm{BUSY}}$ pin is an input if the part used as a slave $(\mathrm{M} / \overline{\mathrm{S}}$ pin $=\mathrm{VIL})$ as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating BUSY on one side of the array and another master indicating BUSY on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The $\overline{\mathrm{BUSY}}$ arbitration on a master is based on the chip enable and
address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a $\overline{B U S Y}$ flag to be output from the master before the actual write pulse can be initiated with the $\mathrm{R} / \overline{\mathrm{W}}$ signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## Semaphores

The IDT70V659 is an extremely fast Dual-Port 128K x 36 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, with both ports being completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by $\overline{\mathrm{CE}}$, the Dual-Port RAM enable, and $\overline{\mathrm{SEM}}$, the semaphore enable. The $\overline{\mathrm{CE}}$ and $\overline{\mathrm{SEM}}$ pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected.

Systems which can best use the IDT70V659 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V659s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V659 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then
verifies its success in setting the latch by reading it. Ifit was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V659 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the $\overline{\text { SEM }}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{\mathrm{CE}}, \mathrm{R} / \overline{\mathrm{W}}$ and $\overline{\mathrm{BE}} 0$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins $A 0$ - A2. When accessing the semaphores, none of the other address pins has anyeffect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table V). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by thefirstside.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's outputregisterwhenthatside's semaphore select ( $\overline{\mathrm{SEM}}, \overline{\mathrm{BE}} \mathrm{n}$ ) and output enable $(\overline{\mathrm{OE}})$ signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{\mathrm{SEM}}$ or $\overline{\mathrm{OE}}$ ) to go inactive orthe outputwill neverchange. However, during reads $\overline{\mathrm{BE}}$ n functions only as an outputfor semaphore. It does nothave any influence on the semaphore control logic.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table V ). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in
question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will


Figure 4. IDT70V659 Semaphore Logic
continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written intothat semaphore requestlatch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## JTAG Timing Specifications



NOTES:

1. Device inputs = All device inputs except TDI, TMS, and TRST.
2. Device outputs = All device outputs except TDO.

## JTAG AC Electrical

Characteristics ${ }^{(1,2,3,4)}$

| Symbol |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Parameter | Min. | Max. | Units |
|  | JTAG Clock Input Period | 100 | - | ns |
| tJCH | JTAG Clock HIGH | 40 | - | ns |
| tJCL | JTAG Clock Low | 40 | - | ns |
| tJR | JTAG Clock Rise Time | - | $3^{(1)}$ | ns |
| tJF | JTAG Clock Fall Time | - | $3^{(1)}$ | ns |
| tJRST | JTAG Reset | 50 | - | ns |
| tJRSR | JTAG Reset Recovery | 50 | - | ns |
| tJCD | JTAG Data Output | - | 25 | ns |
| tJJC | JTAG Data Output Hold | 0 | - | ns |
| tJs | JTAG Setup | 15 | - | ns |
| tJH | JTAG Hold | 15 | - | ns |

## NOTES:

1. Guaranteed by design.
2. 30 pF loading on external output signals.
3. Refer to AC Electrical Test Conditions stated earlier in this document.
4. JTAG operations occur at one speed $(10 \mathrm{MHz})$. The base device may run at any speed specified in this datasheet.

## Identification Register Definitions

| Instruction Field | Value | Description |
| :--- | :---: | :--- |
| Revision Number (31:28) | $0 \times 0$ | Reserved for version number |
| IDT Device ID (27:12) | $0 \times 303$ | Defines IDT part number |
| IDT JEDEC ID (11:1) | $0 \times 33$ | Allows unique identification of device vendor as IDT |
| ID Register Indicator Bit (Bit 0) | 1 | Indicates the presence of an ID register |

## Scan Register Sizes

| Register Name | Bit Size |
| :--- | :---: |
| Instruction (IR) | 4 |
| Bypass (BYR) | 1 |
| Identification (IDR) | 32 |
| Boundary Scan (BSR) | Note (3) |

## System Interface Parameters

| Instruction | Code | Description |
| :---: | :---: | :---: |
| EXTEST | 0000 | Forces contents of the boundary scan cells onto the device outputs ${ }^{(1)}$. Places the boundary scan register (BSR) between TDI and TDO. |
| BYPASS | 1111 | Places the bypass register (BYR) between TDI and TDO. |
| IDCODE | 0010 | Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO. |
| HIGHZ | 0100 | Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state. |
| CLAMP | 0011 | Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO. |
| SAMPLE/PRELOAD | 0001 | Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ${ }^{(2)}$ and outputs ${ }^{(1)}$ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI. |
| RESERVED | All other codes | Several combinations are reserved. Do not use codes other than those identified above. |

## NOTES:

4869 tbl 22

1. Device outputs $=$ All device outputs except TDO.
2. Device inputs = All device inputs except TDI, TMS, and TRST.
3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.

## Ordering Information



## Preliminary Datasheet: Definition

"PRELIMINARY' datasheets contain descriptions for products that are in early release.

## Datasheet Document History:

6/2/00: Initial Public Offering.
8/11/00: Inserted additional湢n information on pages6,13,20.
6/20/01: $\quad$ Increased $\overline{\text { BUSY TIMING parameters tBDA, tBAC, tBDC and tBDD for all speeds on page } 14 .}$
Changed maximum value for JTAG AC Electrical Characteristics for tJcD from 20 ns to 25 ns on page 21.

CORPORATE HEADQUARTERS | for SALES:
2975 Stender Way
Santa Clara, CA 95054

800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com
for Tech Support:
831-754-4613
DualPortHelp@idt.com

