## Product Description

The XD010-42S-D4F 10W power module is a 2stage Class A amplifier module for use in the driver stages of linear RF power amplifiers of cellular base stations. The power transistors are fabricated using Sirenza's latest, high performance LDMOS process. This unit operates from a single voltage and has internal temperature compensation of the bias voltage to ensure stable performance over the full temperature range.

## Functional Block Diagram



Key Specifications

| Parameter | $\begin{aligned} & \text { Description: Test Conditions } \\ & Z_{\text {in }}=Z_{\text {out }}=50 \Omega, V_{D D}=28.0 \mathrm{~V}, \mathrm{I}_{\mathrm{DD} 1}=230 \mathrm{~mA}, \\ & \mathrm{I}_{\mathrm{DD} 2}=700 \mathrm{~mA}, \mathrm{~T}_{\text {Flange }}=25^{\circ} \mathrm{C} \end{aligned}$ | Unit | Min. | Typ. | Max. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Frequency | Frequency of Operation | MHz | 869 |  | 894 |
| $\mathrm{P}_{1 \mathrm{~dB}}$ | Output Power at 1dB Compression, 880 MHz | W |  | 8 |  |
| Gain | Gain at 1W Output Power | dB |  | 30 |  |
| Gain Flatness | Over Frequency at 1W Output (CW) | dB |  | 0.4 |  |
| IRL | Input Return Loss at 1W Output (CW) ( $50 \Omega$ Ref) | dB |  | 20 |  |
| Efficiency | Drain Efficiency at 8W CW Output | \% |  | 24 |  |
|  | Drain Efficiency at 1W CDMA (Single Carrier IS-95) | \% |  | 3.5 |  |
| Linearity | ACPR at 1W CDMA Output (Single Carrier IS-95) | dB |  | -50 |  |
|  | ALT-1 PR at 1W CDMA (Single Carrier IS-95) | dB |  | -75 |  |
|  | $3{ }^{\text {rd }}$ Order IMD at 8 W PEP (Two Tone 1MHz Spacing) | dBc |  | -30 |  |
|  | $3{ }^{\text {rd }}$ Order IMD at 1W PEP (Two Tone 1MHz Spacing) | dBc |  | -50 |  |
| Delay | Signal Delay from Pin 1 to Pin 4 | nS |  | 3.9 |  |
| Phase Linearity | Deviation from Linear Phase (Peak to Peak) | Deg |  | 0.5 |  |
| $\mathrm{R}_{\text {TH, } \text { j-1 }}$ | Thermal Resistance Stage 1 (Junction to Case) | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  | 11 |  |
| $\mathrm{R}_{\text {TH, }, \mathrm{j}-2}$ | Thermal Resistance Stage 2 (Junction to Case) | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  | 4 |  |

[^0]
## Pin Out Description

| Pin \# | Function |  |
| :---: | :---: | :--- |
| 1 | RF Input | Module RF input. This pin is internally connected to DC ground. Do not apply DC voltages to the RF leads. <br> Care must be taken to protect against video transients that may damage the active devices. |
| 2 | $V_{\text {DD1 }}$ | This is the bias feed for the 1 1t stage of the amplifier module. |
| 3 | $V_{\text {DD2 }}$ | This is the bias feed for the 2 <br> main <br> stage of the amplifier module. The gate bias is temperature compensated to current over the operating temperature range. See Note 1. |
| 4 | RF Output | Module RF output. This pin is internally connected to DC ground. Do not apply DC voltages to the RF leads. <br> Care must be taken to protect against video transients that may damage the active devices. |
| Flange | Gnd | Exposed area on the bottom side of the package needs to be mechanically attached to the ground plane of the <br> board for optimum thermal and RF performance. See mounting instructions for recommendation. |

## Simplified Device Schematic



Absolute Maximum Ratings

| Parameters | Value | Unit |
| :--- | :---: | :---: |
| $1^{\text {st }}$ Stage Bias Voltage (VDD1 $)$ | 35 | V |
| $2^{\text {nd }}$ Stage Bias Voltage (V $\left.\mathrm{VD}_{\mathrm{D} 2}\right)$ | 35 | V |
| RF Input Power | +20 | dBm |
| Load Impedance for Continuous Operation <br> Without Damage | $5: 1$ | VSWR |
| Base Plate Temperature: Operating with no <br> RF present | 90 | ${ }^{\circ} \mathrm{C}$ |
| Output Device Channel Temperature | +200 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature During Solder Reflow <br> Operating Temperature Range | +210 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  |  |
| Operation of this device beyond any one of these limits may <br> cause permanent damage. For reliable continuous operation see <br> typical setup values specified in the table on page one. |  |  |

## Note 1:

The internal generated gate voltage is thermally compensated to maintain constant quiescent current over the temperature range listed in the data sheet. No compensation is provided for gain changes with temperature. This can only be provided with AGC external to the module.

## Note 2:

Internal RF decoupling is included on all bias leads. No additional bypass elements are required, however some applications may require energy storage on the drain leads to accommodate time-varying waveforms.

## Caution: ESD Sensitive

Appropriate precaution in handling, packaging and testing devices must be observed.

Gain, IMD, ACP, ALT1 vs. Output Power Freq= $\mathbf{8 8 1} \mathbf{~ M H z}$, Vdd=28V, $T_{\text {Flange }}=25^{\circ} \mathrm{C}$, IS-95 ADJ BW=30KHz @ 750 KHz ALT1 BW=30KHz @1980 KHz, IMD @ 1 MHz spacing


Two Tone IMD, ACP, ALT1 vs. Frequency
Output Power $=1$ Watt, $\mathrm{Vdd}=28 \mathrm{~V}, \mathrm{~T}_{\text {Flange }}=25^{\circ} \mathrm{C}$ IS95 ADJ BW=30 KHz@ 750 KHz


Gain and IMD vs. Output Power and Temperature
Freq $=881 \mathrm{MHz}, \mathrm{Vdd}=28 \mathrm{~V}, \mathrm{~T}_{\text {Flange }}=-20^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}, 90^{\circ} \mathrm{C}$


Efficiency and Idd vs. Output Power and Temperature
Freq $=881 \mathrm{MHz}, \mathrm{Vdd}=28 \mathrm{~V}$, $\mathrm{T}_{\text {Flange }}=-20^{\circ} \mathrm{C}, 25^{\circ} \mathrm{C}, 90^{\circ} \mathrm{C}$


Gain and IMDs vs. Output Power and Voltage
Freq=881 and $882 \mathrm{MHz}, \mathrm{Vdd}=24 \mathrm{~V}, 28 \mathrm{~V}, 32 \mathrm{~V}$


Gain and Input Return Loss vs. Frequency
Output Power=1 Watt, Vdd=28 V, $\mathrm{T}_{\text {Flange }}=25^{\circ} \mathrm{C}$


## Test Board Schematic with module attachments shown



## Test Board Layout and Bill of Materials



| Component | Description | Manufacturer |
| :---: | :---: | :---: |
| PCB | Rogers 4350, $\varepsilon_{\mathrm{r}}=3.5$ <br> Thickness=30mils | Rogers |
| J1, J2 | SMA, RF, Panel Mount <br> Tab W / Flange | AMP |
| J3, J4 | MTA Post Header, 5 Pin, <br> Rectangle, Polarized, <br> Surface Mount | AMP |
| C1, C2 | Cap, 220 $\mu$ F 50V, -40 to <br> $85{ }^{\circ} \mathrm{C}$, Electrolytic, G | Panasonic |
| C4, C6 | Cap, 0.01 $\mu \mathrm{F}, 100 \mathrm{~V}, 10 \%$, <br> 1206 | Johanson |
| C3, C5 | Cap, 1000pF, 100V, 10\%, <br> 1206 | Johanson |
| JP1 Header | SMT Header, Low Profile, <br> 2 mm | Specialty <br> Electronics |
| JP1 Shunt | Shunt, Mate to Header, <br> 2 mm | Specialty <br> Electronics |
| Mounting <br> Screws | 4-40 X 0.250" | Various |
|  |  |  |

To download Gerber files, DXF drawings, a detailed BOM, and assembly recommendations for the test board with fixture click here

## Package Outline Drawing



Recommended PCB Cutout and Landing Pads for the D4F Package


Note 3: Dimensions are in inches


[^0]:    The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or ommisions.
    Sirenza Microdevices assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. Sirenza Microdevices does not authorize or warrant any Sirenza Microdevices product for use in life-support devices and/or systems.
    Copyright 2003 Sirenza Microdevices, Inc. All worldwide rights reserved. 522 Almanor Ave., Sunnyvale, CA 94085

