

# 256K x 8 Radiation Hardened Static RAM MCM – 5 V

201A072  
225A837

## Features

### Radiation

- Fabricated with Bulk CMOS 0.5  $\mu\text{m}$  Process
- Total Dose Hardness through  $1 \times 10^6$  rad(Si)
- Neutron Hardness through  $1 \times 10^{14}$  N/cm<sup>2</sup>
- Dynamic and Static Transient Upset Hardness through  $1 \times 10^9$  rad(Si)/s
- Soft Error Rate of  $< 1 \times 10^{-11}$  Upsets/Bit-Day
- Dose Rate Survivability through  $1 \times 10^{12}$  rad(Si)/s
- Latchup Free


### Other

- Read/Write Cycle Times  $\leq 30$  ns ( $-55^\circ\text{C}$  to  $125^\circ\text{C}$ )
- SMD Number 5962H99541
- Asynchronous Operation
- CMOS or TTL Compatible I/O
- Single 5 V  $\pm 10\%$  Power Supply
- Low Operating Power
- Packaging Options
  - 40-Lead Dual Flat Pack (0.855" x 0.710")


## General Description

The 256K x 8 radiation hardened static RAM is composed of two 128K x 8 SRAM memory die assembled in a single, double-sided ceramic substrate. Each die is a high performance 131,072 word x 8-bit static random access memory with industry-standard functionality. It is fabricated with BAE SYSTEMS' radiation hardened technology and is designed for use in systems operating in radiation environments. The RAM operates over the full military temperature range and requires a single 5 V  $\pm 10\%$  power supply. The RAM is available with either TTL or CMOS compatible I/O. Power consumption is typically less than 40 mW/MHz in operation, and less than 20 mW in the low power disabled mode. The RAM read operation is fully asynchronous, with an associated typical access time of 19 nanoseconds.

BAE SYSTEMS' enhanced bulk CMOS technology is radiation hardened through the use of advanced and proprietary design, layout, and process hardening techniques.



## Functional Diagram for Top and Bottom SRAMs



## Signal Definitions

**A: 0-16** – Address input pins that select a particular eight-bit word within the memory array.

**DQ: 0-7** – Bi-directional data pins that serve as data outputs during a read operation and as data inputs during a write operation.

**$\overline{S1}$  (Bottom)** – Negative chip select, when at a low level, allows normal read or write operation. When at a high level,  $\overline{S1}$  or  $\overline{S2}$  forces the SRAM to a precharge condition, holds the data output drivers in a high impedance state and disables the data input buffers only. If this signal is not used, it must be connected to GND.

**$\overline{S2}$  (Top)**

**$\overline{W}$**  – Negative write enable, when at a low level, activates a write operation and holds the data output drivers in a high impedance state. When at a high level,  $\overline{W}$  allows normal read operation.

**$\overline{G}$**  – Negative output enable, when at a high level holds the data output drivers in a high impedance state. When at a low level, the data output driver state is defined by  $\overline{S1}$  or  $\overline{S2}$ ,  $\overline{W}$ , and E. If this signal is not used it must be connected to GND.

**E** – Chip enable, when at a high level allows normal operation. When at a low level, E forces the SRAM to a precharge condition, holds the data output drivers in a high impedance state and disables all the input buffers except the  $\overline{S1}$  or  $\overline{S2}$  input buffer. If this signal is not used, it must be connected to  $V_{DD}$ .

## Truth Table

Mode	Inputs <sup>(1),(2)</sup>						Power
	$\overline{S1}$	$\overline{S2}$	E	$\overline{W}$	$\overline{G}$	I/O	
Write1	Low	High	High	Low	X	Data-In	Active
Read1	Low	High	High	High	Low	Data-Out	Active
Write2	High	Low	High	Low	X	Data-In	Active
Read2	High	Low	High	High	Low	Data-Out	Active
Standby	X	X	Low	X	X	High-Z	Standby
Standby <sup>(3)</sup>	High	High	X	X	X	High-Z	Standby

### Notes:

1)  $V_{IN}$  for don't care (X) inputs =  $V_{IL}$  or  $V_{IH}$ .

2) When  $\overline{G}$  = high, I/O is high-Z.

3) To dissipate the minimum amount of standby power when in standby mode:  $\overline{S1} = \overline{S2} = V_{DD}$ . All other input levels may float.

## Absolute Maximum Ratings

Applied Conditions <sup>(1)</sup>	Minimum	Maximum
Storage Temperature Range (Ambient)	-70°C	+150°C
Operating Temperature Range (T <sub>case</sub> )	-55°C	+125°C
Positive Supply Voltage	-0.5 V	+7.0 V
Input Voltage <sup>(2)</sup>	-0.5 V	V <sub>DD</sub> + 0.5 V
Output Voltage <sup>(2)</sup>	-0.5 V	V <sub>DD</sub> + 0.5 V
Power Dissipation <sup>(3)</sup>		2.0 W
Lead Temperature (Soldering 5 sec)		+250°C
Electrostatic Discharge Sensitivity <sup>(4)</sup>	(Class II)	

### Notes:

1) Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. All voltages are with reference to the module ground leads.

2) Maximum applied voltage shall not exceed +7.0 V.

3) Guaranteed by design; not tested.

4) Class as defined in MIL-STD-883, Method 3015.

## Recommended Operating Conditions

Symbol	Parameters <sup>(1)</sup>	Minimum	Maximum	Units
V <sub>DD</sub>	Supply Voltage	+4.5	+5.5	Volt
GND	Supply Voltage Reference	0.0	0.0	Volt
T <sub>C</sub>	Case Temperature	-55	+125	Celsius
V <sub>IL</sub>	Input Logic "Low" - CMOS	-0.3	+1.5	Volt
	Input Logic "Low" - TTL	0.0	+0.8	
V <sub>IH</sub>	Input Logic "High" - CMOS	+3.5	V <sub>DD</sub>	Volt
	Input Logic "High" - TTL	+2.0	V <sub>DD</sub>	

### Note:

1) All voltages referenced to GND.

## Power Sequencing

Power shall be applied to the device only in the following sequences to prevent damage due to excessive currents:

- Power-Up Sequence: GND, V<sub>DD</sub>, Inputs
- Power-Down Sequence: Inputs, V<sub>DD</sub>, GND

## DC Electrical Characteristics

Test	Symbol	Test Conditions <sup>(1)</sup>	Device Type	Limits		Units
				Minimum	Maximum	
Supply Current (Cycling Selected)	I <sub>DD1</sub>	F = F <sub>MAX</sub> = 1/t <sub>AVAV(min)</sub> S2 = V <sub>DD</sub> and S1 = GND) or S1 = V <sub>DD</sub> and S2 = GND) E = V <sub>DD</sub> No Output Load	All (Except Engineering Level)		182	mA
			Engineering Level		186	mA
Supply Current (Cycling De-Selected)	I <sub>DD2</sub>	F = F <sub>MAX</sub> = 1/t <sub>AVAV(min)</sub> S1 = S2 = V <sub>DD</sub> E = GND	All (Except Engineering Level)		4.0	mA
			Engineering Level		8.0	mA
Supply Current (Standby)	I <sub>DD3</sub>	F = 0 MHz S1 = S2 = V <sub>DD</sub> E = GND	All (Except Engineering Level)		4.0	mA
			Engineering Level		8.0	mA
Data Retention Current	I <sub>DR</sub>	V <sub>DD</sub> = 2.5 V	All (Except Engineering Level)		2.0	mA
			Engineering Level		4.0	mA
High Level Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4 mA	All	4.0		V
		I <sub>OH</sub> = -200 µA		V <sub>DD</sub> - 0.5 V		
Low Level Output Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	All		0.5	V
		I <sub>OL</sub> = 200 µA			0.05	
Data Retention Voltage	V <sub>DR</sub> <sup>(2)</sup>	V <sub>DD</sub> = V <sub>DR</sub>	All	2.5		V
High Level Input Voltage	V <sub>IH</sub>		CMOS	3.5		V
			TTL	2.0		
Low Level Input Voltage	V <sub>IL</sub>		CMOS		1.5	V
			TTL		0.8	
Input Leakage	I <sub>ILK</sub>	0 V ≤ V <sub>IN</sub> ≤ 5.5 V	All	-10	10	µA
Output Leakage	I <sub>OLK</sub>	0 V ≤ V <sub>OUT</sub> ≤ 5.5 V	All	0	20	µA
C <sub>in</sub>	(3)	By Design/ Verified By Characterization	All CMOS (Except Engineering Level)		20	pF
			CMOS Engineering Level + TTL		30	pF
C <sub>out</sub>	(3)	By Design/ Verified By Characterization	All CMOS (Except Engineering Level)		20	pF
			CMOS Engineering Level + TTL		30	pF


### Notes:

1) Typical operating conditions: -55°C ≤ T<sub>case</sub> ≤ +125°C; 4.5 V ≤ V<sub>DD</sub> ≤ 5.5 V; unless otherwise specified.

2) S1 or S2 high, W high, or E low must occur while address transitions.

3) Guaranteed by design and verified by periodic characterization.

## Output Load Circuit



## Read Cycle AC Timing Characteristics<sup>(1)</sup>

Test	Symbol	Minimum or Maximum	Device Type	Limits	Units
Read Cycle Time	$t_{AVAV}^{(2)}$	Minimum	X3X CMOS, TTL	30	ns
			X41, 2, 4 - 7 CMOS, X43 TTL	40	ns
			X43 CMOS	45	ns
Address Access Time	$t_{AVQV}$	Maximum	X3X CMOS, TTL	30	ns
			X41, 2, 4 - 7 CMOS, X43 TTL	40	ns
			X43 CMOS	45	ns
Chip Select Access Time	$t_{SLQV}$	Maximum	X3X CMOS, TTL	30	ns
			X41, 2, 4 - 7 CMOS, X43 TTL	40	ns
			X43 CMOS	45	ns
Chip Enable Access Time	$t_{EHQV}$	Maximum	X3X CMOS, TTL	30	ns
			X41, 2, 4 - 7 CMOS, X43 TTL	40	ns
			X43 CMOS	45	ns
Output Enable Access Time	$t_{GLQV}$	Maximum	X3X	12	ns
			X4X	15	ns
Chip Select to Output Active	$t_{SLQX}$	Minimum	All	0	ns
Chip Enable to Output Active	$t_{EHQX}$	Minimum	All	0	ns
Output Enable to Output Active	$t_{GLQX}$	Minimum	All	0	ns
Output Hold After Address Change	$t_{AHQX}$	Minimum	All	0	ns
Chip Select to Output Disable	$t_{SHQZ}$	Maximum	X3X	12	ns
			X4X	15	ns
Chip Disable to Output Disable	$t_{ELQZ}$	Maximum	X3X	12	ns
			X4X	15	ns
Output Enable to Output Disable	$t_{GHQZ}$	Maximum	X3X	12	ns
			X4X	15	ns
Chip Select1 to Chip Select2 <sup>(3)</sup>	$t_{S1HS2L}$	Minimum	X3X	12	ns
			X4X	15	ns
Chip Select2 to Chip Select1 <sup>(3)</sup>	$t_{S2HS1L}$	Minimum	X3X	12	ns
			X4X	15	ns

### Notes:

- 1) Test conditions: input switching levels  $V_{IL}/V_{IH} = 0.5 V/V_{DD} - 0.5 V$  (CMOS),  $V_{IL}/V_{IH} = 0 V/3 V$  (TTL), input rise and fall times  $< 5$  ns, input and output timing reference levels shown in the Tester AC Timing Characteristics table, capacitive output loading = 50 pF. For  $C_L = 50$  pF, derate access times by 0.02 ns/pF (typical).  
-55°C  $\leq T_{case} \leq +125^\circ\text{C}$ ; 4.5 V  $\leq V_{DD} \leq 5.5$  V; unless otherwise specified.
- 2) Cycle time per individual die.
- 3) Parameter is guaranteed but not tested. Parameter is the sum of  $t_{SLQX}$  and  $t_{SHQZ}$ ; both of these parameters are tested.


## Write Cycle AC Timing Characteristics<sup>(1)</sup>

Test	Symbol	Minimum or Maximum	Device Type	Limits	Units
Write Cycle Time	$t_{AVAV}$	Minimum	X3X CMOS, TTL	24	ns
			X41, 2, 4 - 7 CMOS, X43 TTL	30	ns
			X43 CMOS	35	ns
Address Setup to End of Write	$t_{AVWH}$	Minimum	X3X CMOS, TTL	24	ns
			X41, 2, 4 - 7 CMOS, X43 TTL	30	ns
			X43 CMOS	35	ns
Chip Select to End of Write	$t_{SLWH}$	Minimum	X3X CMOS, TTL	24	ns
			X41, 2, 4 - 7 CMOS, X43 TTL	30	ns
			X43 CMOS	35	ns
Chip Enable to End of Write	$t_{EHWL}$	Minimum	X3X CMOS, TTL	24	ns
			X41, 2, 4 - 7 CMOS, X43 TTL	30	ns
			X43 CMOS	35	ns
Write Pulse Width Access Time	$t_{WLWH}$	Minimum	X3X CMOS, TTL	24	ns
			X41, 2, 4 - 7 CMOS, X43 TTL	30	ns
			X43 CMOS	35	ns
Data Setup to End of Write	$t_{DVWH}$	Minimum	X3X CMOS, TTL	24	ns
			X41, 2, 4 - 7 CMOS, X43 TTL	30	ns
			X43 CMOS	35	ns
Data Hold After End of Write	$t_{WHDH}$	Minimum	All	5	ns
Address Setup to Start of Write	$t_{AVWL}$	Minimum	All	0	ns
Address Hold After End of Write	$t_{WHAX}$	Minimum	All	0	ns
Output Active After End of Write	$t_{WHQX}$	Minimum	All CMOS	1	ns
			All TTL	0	ns
Write Enable to Output Disable	$t_{WLQZ}$	Maximum	All CMOS	18	ns
			X3X TTL	12	ns
			X4X TTL	15	ns
Write Disable Pulse Width	$t_{WHWL}$	Minimum	All CMOS and X4X TTL	7	ns
			X3X TTL	6	ns


### Note:

1) Test conditions: input switching levels  $V_{IL}/V_{IH} = 0.5 V/V_{DD} - 0.5 V$  (CMOS),  $V_{IL}/V_{IH} = 0 V/3 V$  (TTL), input rise and fall times  $< 5 ns$ , input and output timing reference levels shown in the Tester AC Timing Characteristics table, capacitive output loading = 50 pF.  $-55^{\circ}C \leq T_{case} \leq +125^{\circ}C$ ; 4.5 V  $\leq V_{DD} \leq 5.5 V$ ; unless otherwise specified.

## Read Cycle Timing Diagram




## Write Cycle Timing Diagram





## Select1 to Select2 Timing Diagram



## Dynamic Electrical Characteristics

### Read Cycle

The RAM is asynchronous in operation, allowing the read cycle to be controlled by address, chip select ( $\overline{S1}$  or  $\overline{S2}$ ), or chip enable (E) (refer to Read Cycle Timing diagram). To perform a valid read operation, both chip select and output enable ( $\overline{G}$ ) must be low and chip enable and write enable ( $\overline{W}$ ) must be high. The output drivers can be controlled independently by the  $\overline{G}$  signal. Consecutive read cycles can be executed with  $\overline{S1}$  or  $\overline{S2}$  held continuously low, and with E held continuously high, and toggling the addresses.

For an address-activated read cycle,  $\overline{S1}$  or  $\overline{S2}$  and E must be valid prior to or coincident with the activating address edge transition(s). Any amount of toggling or skew between address edge transitions is permissible; however, data outputs will become valid  $t_{AVQV}$  time following the latest occurring address edge transition. The minimum address activated read cycle time is  $t_{AVAV}$ . When the RAM is operated at the minimum address-activated read cycle time, the data outputs will remain valid on the RAM I/O until  $t_{AXQX}$  time following the next sequential address transition.

To control a read cycle with  $\overline{S1}$  or  $\overline{S2}$ , all addresses and E must be valid prior to or coincident with the enabling  $\overline{S1}$  or  $\overline{S2}$  edge transition. Address or E edge transitions can occur later than the specified setup times to  $\overline{S1}$  or  $\overline{S2}$ ; however, the valid data access time will be delayed. Any address edge transition, that occurs during the time when  $\overline{S1}$  or  $\overline{S2}$  is low, will initiate a new read access, and data outputs will not become valid until  $t_{AVQV}$  time following the address edge transition. Data outputs will enter a high impedance state  $t_{SHQZ}$  time following a disabling  $\overline{S1}$  or  $\overline{S2}$  edge transition.

To control a read cycle with E, all addresses and  $\overline{S1}$  or  $\overline{S2}$  must be valid prior to or coincident with the enabling E edge transition. Address or  $\overline{S1}$  or  $\overline{S2}$  edge transitions can occur later than the specified setup times to E; however, the valid data access time will be delayed. Any address edge transition that occurs during the time when E is high will initiate a new read access, and data outputs will not become valid until  $t_{AVQV}$  time following the address edge transition. Data outputs will enter a high impedance state  $t_{ELQZ}$  time following a disabling E edge transition.

### Write Cycle

The write operation is synchronous with respect to the address bits, and control is governed by write enable ( $\overline{W}$ ), chip select ( $\overline{S1}$  or  $\overline{S2}$ ), or chip enable (E) edge transitions (refer to Write Cycle Timing diagrams). To perform a write operation, both  $\overline{W}$  and  $\overline{S1}$  or  $\overline{S2}$  must be low, and E must be high. Consecutive write cycles can be performed with  $\overline{W}$  or  $\overline{S1}$  or  $\overline{S2}$  held continuously low, or E held continuously high. At least one of the control signals must transition to the opposite state between consecutive write operations.

The write mode can be controlled via three different control signals:  $\overline{W}$ ,  $\overline{S1}$  or  $\overline{S2}$ , and E. All three modes of control are similar except the  $\overline{S1}$  or  $\overline{S2}$  and E controlled modes actually disable the RAM during the write recovery pulse. Only the  $\overline{W}$  controlled mode is shown in the table and diagram on the previous page for simplicity. However, each mode of control provides the same write cycle timing characteristics. Thus, some of the parameter names referenced below are not shown in the write cycle table or diagram, but indicate which control pin is in control as it switches high or low.

To write data into the RAM,  $\overline{W}$  and  $\overline{S1}$  or  $\overline{S2}$  must be held low and E must be held high for at least  $t_{WLWH}/t_{SLSH}/t_{EHL}$  time. Any amount of edge skew between the signals can be tolerated and any one of the control signals can initiate or terminate the write operation. For consecutive write operations, write pulses must be separated by the minimum specified  $t_{WHWL}/t_{SHSL}/t_{ELEH}$  time. Address inputs must be valid at least  $t_{AVWL}/t_{AVSL}/t_{AVEH}$  time before the enabling  $\overline{W}/\overline{S1}$  or  $\overline{S2}/E$  edge transition, and must remain valid during the entire write time. A valid data overlap of write pulse width time of  $t_{DVWH}/t_{DVSH}/t_{DVEL}$ , and an address valid to end of write time of  $t_{AVWH}/t_{AVSH}/t_{AVEL}$  also must be provided for during the write operation. Hold times for address inputs and data inputs with respect to the disabling  $\overline{W}/\overline{S1}$  or  $\overline{S2}/E$  edge transition must be a minimum of  $t_{WHAX}/t_{SHAX}/t_{ELAX}$  time and  $t_{WHDX}/t_{SHDX}/t_{ELDX}$  time, respectively. The minimum write cycle time is  $t_{AVAV}$ .



## Radiation Characteristics

### Total Ionizing Radiation Dose

The SRAM will meet all stated functional and electrical specifications over the entire operating temperature range after a total ionizing radiation dose of  $1 \times 10^6$  rad(Si). All electrical and timing performance parameters will remain within specifications after rebound at  $V_{DD} = 5.5$  V and  $T = 125^\circ\text{C}$  extrapolated to ten years of operation. Total dose hardness is assured by wafer level testing of process monitor transistors and RAM product using 10 keV X-ray and Co60 radiation sources. Transistor gate threshold shift correlations have been made between 10 keV X-rays applied at a dose rate of  $1 \times 10^5$  rad(Si)/min at  $T = 25^\circ\text{C}$  and gamma rays (Cobalt 60 source) to ensure that wafer level X-ray testing is consistent with standard military radiation test environments.

### Transient Pulse Ionizing Radiation

The SRAM is capable of writing, reading, and retaining stored data during and after exposure to a transient ionizing radiation pulse of  $\leq 50$  ns duration up to  $1 \times 10^9$  rad(Si)/s, when applied under recommended operating conditions. To ensure validity of all specified performance parameters before, during, and after radiation (timing degradation during transient pulse radiation is  $\leq 10\%$ ), stiffening capacitance can be placed on the package between the package (chip)  $V_{DD}$  and GND with the inductance between the package (chip) and stiffening capacitance kept to a minimum. If there are no operate-through or valid stored data requirements, typical de-coupling capacitors should be mounted on the circuit board as close as possible to each device.

The SRAM will meet any functional or electrical specification after exposure to a radiation pulse of  $\leq 50$  ns duration up to  $1 \times 10^{12}$  rad(Si)/s, when applied under recommended operating conditions. Note that the current conducted during the pulse by the RAM inputs, outputs, and power supply may significantly exceed the normal operating levels. The application design must accommodate these effects.

### Neutron Radiation

The SRAM will meet any functional or timing specification after a total neutron fluence of up to  $1 \times 10^{14}$  cm<sup>-2</sup> applied under recommended operating or storage conditions. This assumes an equivalent neutron energy of 1 MeV.

### Soft Error Rate

The SRAM has a soft error rate (SER) performance of  $< 1 \times 10^{-11}$  upsets/bit-day, under recommended operating conditions. This hardness level is defined by the Adams 90% worst case cosmic ray environment.

### Latchup

The SRAM will not latch up due to any of the above radiation exposure conditions when applied under recommended operating conditions.

## Radiation Hardness Ratings <sup>(1),(2)</sup>

Symbol	Characteristics	Conditions	Minimum	Maximum	Units
RTD	Total Dose	MIL-STD-883, TM 1019.5 Condition A	1E + 06		rad(Si)
RPRU	Prompt Dose Upset	20 - 50 ns Pulse Width $T_{\text{case}} = 25^\circ\text{C}$ and $125^\circ\text{C}$	1E + 09		rad(Si)/s
RS	Survivability	20 - 50 ns Pulse Width $T_{\text{case}} = 125^\circ\text{C}$	1E + 12		rad(Si)/s
SEU1	Single Event Upset <sup>(3)</sup>	$-55^\circ\text{C} \leq T_{\text{case}} \leq 80^\circ\text{C}$		1E - 11	Upsets/Bit-Day
SEU2	Single Event Upset <sup>(3)</sup>	$-55^\circ\text{C} \leq T_{\text{case}} \leq 125^\circ\text{C}$		1E - 10	Upsets/Bit-Day
RNF	Neutron Fluence		1E + 14		N/cm <sup>2</sup>
SEL	Single Event Induced Latchup	$-55^\circ\text{C} \leq T_{\text{case}} \leq 125^\circ\text{C}$			Immune <sup>(4)</sup>

### Notes:

- 1) Measured at room temperature unless otherwise stated. Verification test per TRB approved test plan.
- 2) Device electrical characteristics are guaranteed for post irradiation levels at  $25^\circ\text{C}$ .
- 3) 90% worst case particle environment, geosynchronous orbit, 0.025" of aluminum shielding.  
Specification set using the CREME code upset rate calculation method with a 2  $\mu\text{m}$  epi thickness.
- 4) Immune for LET  $\leq 120$  MeV/mg/cm<sup>2</sup>.

## Tester AC Timing Characteristics

	TTL I/O Configuration	CMOS I/O Configuration
<b>Input Levels*</b>		
<b>Output Sense Levels</b>	<p style="text-align: center;"><b>High Z = 2.9 V</b></p>	<p style="text-align: center;"><b>High Z = 2.9 V</b></p>

\*Input rise and fall times <5 ns

## Radiation Hardness Assurance

BAE SYSTEMS provides a superior quality level of radiation hardness assurance for our products. The excellent product quality is sustained via the use of our qualified QML operation which requires process control with statistical process control, radiation hardness assurance procedures and a rigid computer controlled manufacturing operation monitoring and tracking system.

The BAE SYSTEMS technology is built with resistance to radiation effects. Our product is designed to exhibit  $< 1e^{-11}$  fails/bit-day in a 90% worst case geosynchronous orbit under worst case operating conditions. Total dose hardness is assured by irradiating test structures on every lot and total dose exposure with Cobalt 60 testing performed quarterly on TCI lots to assure the product is meeting the QML radiation hardness requirements.

## Screening Levels

BAE SYSTEMS has two QML screen levels (Q and V) to meet full compliant space applications. For limited performance and evaluation situations, BAE SYSTEMS offers an engineering screen level.

## Reliability

BAE SYSTEMS' reliability starts with an overall product assurance system that utilizes a quality system involving all employees including operators, process engineers and product assurance personnel. An extensive wafer lot acceptance methodology, using in-line electrical data as well as physical data, assures product quality prior to assembly. A continuous reliability monitoring program evaluates every lot at the wafer level, utilizing test structures as well as product testing. Test structures are placed on every wafer, allowing correlation and checks within-wafer, wafer-to-wafer, and from lot-to-lot.

Reliability attributes of the CMOS process are characterized by testing both irradiated and non-irradiated test structures. The evaluations allow design model and process changes to be incorporated for specific failure mechanisms, i.e., hot carriers, electromigration, and time dependent dielectric breakdown. These enhancements to the operation create a more reliable product.

The process reliability is further enhanced by accelerated dynamic life tests of both irradiated and non-irradiated test structures. Screening and testing procedures from the customer are followed to qualify the product.

A final periodic verification of the quality and reliability of the product is validated by a TCI (Technology Conformance Inspection).

## Standard Screening Procedure

Flow	QML Level		Comments
	Q	V	
Wafer Lot Acceptance	X	X	Alternate Method Used
Serialization	X	X	Die Traceability
Destructive Bond Pull	Sample	Sample	
Internal Visual	X	X	MIL-STD-883, TM 2010
Temperature Cycle	X	X	
Constant Acceleration	X	X	
PIND	X	X	
Radiography		X	
Electrical Test	X	X	
Dynamic Burn-In	X	X	
Electrical Test		X	
Static Burn-In		X	5.5 V, 125°C, 144 Hours
Final Electrical	X	X	Meets Group A
PDA	X	X	< 5% Fallout
Fine and Gross Leak	X	X	
External Visual	X	X	MIL-STD-883, TM 2009

## Burn-In Circuit


### Stress Methodology

There are two methods of burn-in defined. For “Static” burn-in, all possible addresses are written with a logic “1” for half of the burn-in duration and a logic “0” for the remaining half. For “Dynamic” burn-in, all possible addresses are written with alternating high and low data.

All I/O pins specified in the static and dynamic burn-in pin lists are driven through individual series resistors (1.6K  $\Omega$   $\pm$ 10%). The burn-in circuit diagram is shown at right.

### Voltage Levels

- Vin(0): 0.0 V to + 0.4 V
  - V<sub>IL</sub> = Low level for all programmed signals
- Vin(1): + 5.4 V to + 6.0 V
  - V<sub>IH</sub> = High level for all programmed signals
- V1: + 5.5 V (-0% / +10%)
  - All V<sub>DD</sub> pins are tied to this level
- V<sub>sx</sub>: Float or GND
  - All GND pins are tied to this level



### Pin Listing

The dynamic burn-in pin listing is shown at right. F = square wave, 100 KHz to 1.0 MHz.


						Input	Signal
						D <sub>IN</sub>	F/524288
A0	F/2	A6	F/128	A12	F/8192	S <sub>1</sub>	V <sub>IN</sub> (0) First Half V <sub>IN</sub> (1) Second Half
A1	F/4	A7	F/256	A13	F/16384	S <sub>2</sub>	V <sub>IN</sub> (0) First Half V <sub>IN</sub> (1) Second Half
A2	F/8	A8	F/512	A14	F/32768	G	V <sub>IL</sub>
A3	F/16	A9	F/1024	A15	F/65536	E	V <sub>IH</sub>
A4	F/32	A10	F/2048	A16	F/131072		
A5	F/64	A11	F/4096	W	F/262144		

## Packaging


The 256K x 8 SRAM is offered in a custom 40-lead dual FP. All packages are constructed of multilayer ceramic ( $\text{Al}_2\text{O}_3$ ) and feature internal power and ground planes.

Optional capacitors can be mounted to the package to maximize supply noise decoupling and increase board packing density. These capacitors attach directly to the internal package power and ground planes. This design minimizes resistance and inductance of the bond wire and package, both of which are critical in a transient radiation environment. All NC pins must be connected to either  $V_{DD}$ , GND or an active driver to prevent charge build up in the radiation environment. (NC = no connect.)

## 40-Lead Dual Flat Pack Pinout



## 40-Lead Dual Flat Pack



A=1.635	D=.245 ± .015	H=.775
B=.885 ± .008	E=.135	J=.048
C=.710 ± .008	F=.164	K=.045
	G=.030	

### Notes:

- 1) Part mark per device specification.
- 2) "QML" may not be required per device specification.
- 3) Dimensions are in inches.
- 4) Lead cross-section: .008"W x .006" Th, lead pitch: .025", lead plating: 100 uin, au over 100 uin, ni over Kovar.
- 5) Unless otherwise specified, all tolerances are ± .005."

Cleared for Public Domain Release

©2001 BAE SYSTEMS, All Rights Reserved

## Ordering Information

256K x 8 CMOS Memory Device MCM (5 V)

•Part Number 201A072

256K x 8 TTL Memory Device MCM (5 V)

•Part Number 225A837

			X	Y	Z
			X	Y	Z
X Package Designation	Y Speed Designation	Z Screen Designation			
1=40-Lead FP	3 = 30 ns 4 = 40 ns; 45 ns for Engineering Screen	1=QML VV 3=Engineering 4=QML VQ 5=QML QQ 7=Customer Specific			

BAE SYSTEMS reserves the right to make changes to any products herein to improve reliability, function or design. BAE SYSTEMS does not assume liability arising out of the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

BAE SYSTEMS

An ISO 9001, AS9000, ISO 14001,

and SEI CMM Level 4 Company

9300 Wellington Road, Manassas, VA 20110-4122

866-530-8104

<http://www.baesystems-iews.com/space/>

0039\_256K\_8\_SRAM.ppt