

# 2M x 32 SDRAM

*512K x 32bit x 4 Banks  
Synchronous DRAM  
LVTTTL (2.5V)  
Commercial Temperature  
86-TSOP*

Revision 1.3

October 2001

Samsung Electronics reserves the right to change products or specification without notice.

**Revision History****Revision 1.3 (October 24, 2001)**

- Removed CAS Latency 1 from the spec.

**Revision 1.2 (August 7, 2001) - *Target***

- Added CAS Latency 1

**Revision 1.1 (April 6, 2000)**

- Add K4S643234E-80/10
- Reduced ICC current value
  - Changed ICC6 value from 450um to 350um
  - Changed ICC2P from 3mA to 1.2mA and ICC2PS from 2mA to 1.2mA
  - Changed ICC3P from 20mA to 10mA and ICC3PS from 20mA to 10mA
  - Changed ICC3N from 55mA to 45mA and ICC3NS from 40mA to 30mA
  - Changed ICC4 of K4S643234E-70 from 155mA to 130mA
  - Changed ICC5 of K4S643234E-70 from 160mA to 145mA

**Revision 1.0 (January 12, 2000)**

- Final spec

**Revision 0.0 (December 20, 2000) - *Preliminary Spec.***

- Initial draft

**512K x 32Bit x 4 Banks Synchronous DRAM**

**FEATURES**

- 2.5V power supply
- LVTTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - CAS latency (2 & 3)
  - Burst length (1, 2, 4, 8 & Full page)
  - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 15.6us refresh duty cycle(4K/64ms)


**GENERAL DESCRIPTION**

The K4S643234E is 67,108,864 bits synchronous high data rate Dynamic RAM organized as 4 x 524,288 words by 32 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

**ORDERING INFORMATION**


Part NO.	Max Freq.	Interface	Package
K4S643234E-TC60	166MHz	LVTTTL	86 TSOP(II)
K4S643234E-TC70	143MHz		
K4S643234E-TC80	125MHz		
K4S643234E-TC10	100MHz		

**FUNCTIONAL BLOCK DIAGRAM**



\* Samsung Electronics reserves the right to change products or specification without notice.

PIN CONFIGURATION (Top view)



86Pin TSOP (II)  
 (400mil x 875mil)  
 (0.5 mm Pin pitch)

## PIN FUNCTION DESCRIPTION

Pin	Name	Input Function
CLK	<i>System clock</i>	Active on the positive going edge to sample all inputs.
$\overline{\text{CS}}$	<i>Chip select</i>	Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM.
CKE	<i>Clock enable</i>	Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disables input buffers for power down mode.
A <sub>0</sub> ~ A <sub>10</sub>	<i>Address</i>	Row/column addresses are multiplexed on the same pins. Row address : RA <sub>0</sub> ~ RA <sub>10</sub> , Column address : CA <sub>0</sub> ~ CA <sub>7</sub>
BA <sub>0,1</sub>	<i>Bank select address</i>	Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
$\overline{\text{RAS}}$	<i>Row address strobe</i>	Latches row addresses on the positive going edge of the CLK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
$\overline{\text{CAS}}$	<i>Column address strobe</i>	Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access.
$\overline{\text{WE}}$	<i>Write enable</i>	Enables write operation and <u>row precharge</u> . Latches data in starting from CAS, WE active.
DQM <sub>0</sub> ~ 3	<i>Data input/output mask</i>	Makes data output Hi-Z, tSHZ after the clock and masks the output. Blocks data input when DQM active.
DQ <sub>0</sub> ~ 31	<i>Data input/output</i>	Data inputs/outputs are multiplexed on the same pins.
V <sub>DD</sub> /V <sub>SS</sub>	<i>Power supply/ground</i>	Power and ground for the input buffers and the core logic.
V <sub>DDQ</sub> /V <sub>SSQ</sub>	<i>Data output power/ground</i>	Isolated power supply and ground for the output buffers to provide improved noise immunity.
NC	<i>No Connection</i>	This pin is recommended to be left No connection on the device.

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	VIN, VOUT	-0.5 ~ 3.6	V
Voltage on VDD supply relative to Vss	VDD, VDDQ	-0.5 ~ 3.6	V
Storage temperature	TSTG	-55 ~ +150	°C
Power dissipation	PD	0.8	W
Short circuit current	IOS	50	mA

**Note :** Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	VDD, VDDQ	2.375	2.5	2.7	V	
Input logic high voltage	VIH	1.7	2.5	VDDQ+0.3	V	1
Input logic low voltage	VIL	-0.3	0	0.7	V	2
Output logic high voltage	VOH	2.0	-	-	V	IOH = -1mA
Output logic low voltage	VOL	-	-	0.4	V	IOL = 1mA
Input leakage current	ILI	-15	-	15	uA	3

**Notes :** 1. VIH (max) = 4.7V AC. The overshoot voltage duration is  $\leq 3$ ns.

2. VIL (min) = -2.0V AC. The undershoot voltage duration is  $\leq 3$ ns.

3. Any input  $0V \leq V_{IN} \leq V_{DDQ}$ ,

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 2.5V, TA = 23°C, f = 1MHz, VREF = 1.4V  $\pm$  200 mV)

Pin	Symbol	Min	Max	Unit
Clock	CCLK	-	4	pF
RAS, CAS, WE, CS, CKE, DQM	CIN	-	4.5	pF
Address	CADD	-	4.5	pF
DQ0 ~ DQ31	COU	-	6.5	pF

## DC CHARACTERISTICS


(Recommended operating condition unless otherwise noted,  $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{IH(\min)}/V_{IL(\max)}=1.7\text{V}/0.7\text{V}$ )

Parameter	Symbol	Test Condition	Speed				Unit	Note
			-60	-70	-80	-10		
Operating Current (One Bank Active)	I <sub>CC1</sub>	Burst Length =1 $t_{RC} \geq t_{RC(\min)}$ , $t_{CC} \geq t_{CC(\min)}$ , $I_o = 0\text{mA}$	150	130	125	110	mA	2
Precharge Standby Current in power-down mode	I <sub>CC2P</sub>	$\text{CKE} \leq V_{IL(\max)}$ , $t_{CC} = 15\text{ns}$	1.2				mA	
	I <sub>CC2PS</sub>	$\text{CKE} \ \& \ \text{CLK} \leq V_{IL(\max)}$ , $t_{CC} = \infty$						
Precharge Standby Current in non power-down mode	I <sub>CC2N</sub>	$\text{CKE} \geq V_{IH(\min)}$ , $\overline{\text{CS}} \geq V_{IH(\min)}$ , $t_{CC} = 15\text{ns}$ Input signals are changed one time during 30ns	10				mA	
	I <sub>CC2NS</sub>	$\text{CKE} \geq V_{IH(\min)}$ , $\text{CLK} \leq V_{IL(\max)}$ , $t_{CC} = \infty$ Input signals are stable	5					
Active Standby Current in power-down mode	I <sub>CC3P</sub>	$\text{CKE} \leq V_{IL(\max)}$ , $t_{CC} = 15\text{ns}$	3.5				mA	
	I <sub>CC3PS</sub>	$\text{CKE} \leq V_{IL(\max)}$ , $t_{CC} = \infty$	3					
Active Standby Current in non power-down mode (One Bank Active)	I <sub>CC3N</sub>	$\text{CKE} \geq V_{IH(\min)}$ , $\overline{\text{CS}} \geq V_{IH(\min)}$ , $t_{CC} = 15\text{ns}$ Input signals are changed one time during 30ns	40				mA	
	I <sub>CC3NS</sub>	$\text{CKE} \geq V_{IH(\min)}$ , $\text{CLK} \leq V_{IL(\max)}$ , $t_{CC} = \infty$ Input signals are stable	30					
Operating Current	I <sub>CC4</sub>	$I_o = 0 \text{ mA}$ , Page Burst	165	130	125	110	mA	2
Refresh Current	I <sub>CC5</sub>	$t_{RC} \geq t_{RC(\min)}$	170	145	135	125	mA	3
Self Refresh Current	I <sub>CC6</sub>	$\text{CKE} \leq 0.2\text{V}$	350				uA	


- Notes :**
1. Unless otherwise notes, Input level is CMOS( $V_{IH}/V_{IL}=V_{DDQ}/V_{SSQ}$ ) in LVTTTL.
  2. Measured with outputs open.
  3. Refresh period is 64ms.

**AC OPERATING TEST CONDITIONS** ( $V_{DD} = 2.5V \pm 0.125V$ ,  $T_A = 0$  to  $70^\circ C$ )

Parameter	Value	Unit
AC input levels ( $V_{ih}/V_{il}$ )	2.0/0.4	V
Input timing measurement reference level	1.05	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	1.05	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

**OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version								Unit	Note
		-60		-70		-80		-10			
CAS Latency	CL	3	2	3	2	3	2	3	2	CLK	
CLK cycle time	$t_{CC}(\min)$	6	10	7	10	8	12	10	12	ns	
Row active to row active delay	$t_{RRD}(\min)$	2	2	2	2	2	2	2	2	CLK	1
RAS to CAS delay	$t_{RCD}(\min)$	3	2	3	2	3	2	2	2	CLK	1
Row precharge time	$t_{RP}(\min)$	3	2	3	2	3	2	2	2	CLK	1
Row active time	$t_{RAS}(\min)$	7	5	7	5	6	4	5	4	CLK	1
	$t_{RAS}(\max)$	100								us	
Row cycle time	$t_{RC}(\min)$	10	7	10	7	10	7	10	9	CLK	1
Last data in to row precharge	$t_{RDL}(\min)$	2								CLK	2
Last data in to new col.address delay	$t_{CDL}(\min)$	1								CLK	2
Last data in to burst stop	$t_{BDL}(\min)$	1								CLK	2
Col. address to col. address delay	$t_{CCD}(\min)$	1								CLK	3
Mode Register Set cycle time	$t_{MRS}(\min)$	2								CLK	
Number of valid output data	CAS Latency=3	2								ea	4
	CAS Latency=2	1									

**Note** : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. Refer to the following ns-unit based AC table.

Parameter	Symbol	Version				Unit
		-60	-70	-80	-10	
Row active to row	tRRD(min)	12	14	16	20	ns
RAS to CAS delay	tRCD(min)	18	21	20	20	ns
Row precharge time	tRP(min)	18	20	20	20	ns
Row active time	tRAS(min)	42	49	48	48	ns
	tRAS(max)	100				us
Row cycle time	tRC(min)	60	70	80	100	ns

- Minimum delay is required to complete write.
- All parts allow every cycle column address change.
- In case of row precharge interrupt, auto precharge and read burst stop.

### AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	-60		-70		-80		-10		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS Latency=3	tCC	6	1000	7	1000	8	1000	10	1000	ns	1
	CAS Latency=2		10		10		12		12			
CLK to valid output delay	CAS Latency=3	tSAC	-	5.5	-	5.5	-	6	-	6	ns	1, 2
	CAS Latency=2		-	6	-	6	-	8	-	8		
Output data hold time		tOH	2	-	2	-	2	-	2	-	ns	2
CLK high pulse width	CAS Latency=3	tCH	2.5	-	3	-	3	-	3.5	-	ns	3
	CAS Latency=2		3	-	3	-	3	-	3.5	-		
CLK low pulse width	CAS Latency=3	tCL	2.5	-	3	-	3	-	3.5	-	ns	3
	CAS Latency=2		3	-	3	-	3	-	3.5	-		
Input setup time	CAS Latency=3	tSS	1.5	-	1.75	-	2	-	2.5	-	ns	3
	CAS Latency=2		2.5	-	2.5	-	2	-	2.5	-		
Input hold time		tSH	1	-	1	-	1	-	1	-	ns	3
CLK to output in Low-Z		tSLZ	1	-	1	-	1	-	1	-	ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ	-	5.5	-	5.5	-	6	-	6	ns	-
	CAS latency=2		-	6	-	6	-	8	-	8		

- Note :**
- Parameters depend on programmed CAS latency.
  - If clock rising time is longer than 1ns,  $(tr/2-0.5)ns$  should be added to the parameter.
  - Assumed input rise and fall time  $(tr \& tf)=1ns$ .  
If  $tr \& tf$  is longer than 1ns, transient time compensation should be considered, i.e.,  $[(tr + tf)/2-1]ns$  should be added to the parameter.

## SIMPLIFIED TRUTH TABLE

Command		CKEn-1	CKEn	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	DQM	BA <sub>0,1</sub>	A <sub>10/AP</sub>	A <sub>9 ~ A<sub>0</sub></sub>	Note	
Register	Mode register set	H	X	L	L	L	L	X	OP code			1,2	
Refresh	Auto refresh	H	H	L	L	L	H	X	X	X	X	3	
	Entry		L									3	
	Self refresh	Exit	L	H	L	H	H	H	X	X	X	3	
					H	X	X	X				3	
Bank active & row addr.		H	X	L	L	H	H	X	V	Row address			
Read & column address	Auto precharge disable	H	X	L	H	L	H	X	V	L	Column address (A <sub>0</sub> ~ A <sub>7</sub> )	4	
	Auto precharge enable									H		4,5	
Write & column address	Auto precharge disable	H	X	L	H	L	L	X	V	L	Column address (A <sub>0</sub> ~ A <sub>7</sub> )	4	
	Auto precharge enable									H		4,5	
Burst Stop		H	X	L	H	H	L	X	X			6	
Precharge	Bank selection	H	X	L	L	H	L	X	V	L	X		
	All banks								X	H			
Clock suspend or active power down	Entry	H	L	H	X	X	X	X	X	X	X		
				L	V	V	V						
Exit	Exit	L	H	X	X	X	X	X	X	X	X		
				X	X	X	X						
Precharge power down mode	Entry	H	L	H	X	X	X	X	X	X	X		
				L	H	H	H						
	Exit	Exit	L	H	H	X	X	X	X	X	X	X	
					L	V	V	V					
DQM		H	X					V	X			7	
No operation command		H	X	H	X	X	X	X	X	X	X		
				L	H	H	H						

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

**Notes** :1. OP Code : Operand codeA<sub>0</sub> ~ A<sub>10</sub> & BA<sub>0</sub> ~ BA<sub>1</sub> : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA<sub>0</sub> ~ BA<sub>1</sub> : Bank select addresses.If both BA<sub>0</sub> and BA<sub>1</sub> are "Low" at read, write, row active and precharge, bank A is selected.If both BA<sub>0</sub> is "Low" and BA<sub>1</sub> is "High" at read, write, row active and precharge, bank B is selected.If both BA<sub>0</sub> is "High" and BA<sub>1</sub> is "Low" at read, write, row active and precharge, bank C is selected.If both BA<sub>0</sub> and BA<sub>1</sub> are "High" at read, write, row active and precharge, bank D is selected.If A<sub>10/AP</sub> is "High" at row precharge, BA<sub>0</sub> and BA<sub>1</sub> is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at t<sub>RP</sub> after the end of burst.

6. Burst stop command is valid at every burst length.

7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0),

but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)

MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with MRS

Address	BA0 ~ BA1	A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	RFU	RFU	W.B.L	TM		CAS Latency			BT	Burst Length		

Test Mode			CAS Latency				Burst Type		Burst Length				
A8	A7	Type	A6	A5	A4	Latency	A3	Type	A2	A1	A0	BT = 0	BT = 1
0	0	Mode Register Set	0	0	0	Reserved	0	Sequential	0	0	0	1	1
0	1	Reserved	0	0	1	Reserved	1	Interleave	0	0	1	2	2
1	0	Reserved	0	1	0	2			0	1	0	4	4
1	1	Reserved	0	1	1	3			0	1	1	8	8
<b>Write Burst Length</b>			1	0	0	Reserved			1	0	0	Reserved	Reserved
A9	Length		1	0	1	Reserved			1	0	1	Reserved	Reserved
0	Burst		1	1	0	Reserved			1	1	0	Reserved	Reserved
1	Single Bit		1	1	1	Reserved			1	1	1	Full Page	Reserved

Full Page Length : x32 (256)

POWER UP SEQUENCE

SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

1. Apply power and start clock. Must maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
  2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
  3. Issue precharge commands for all banks of the devices.
  4. Issue 2 or more auto-refresh commands.
  5. Issue a mode register set command to initialize the mode register.
- cf.) Sequence of 4 & 5 is regardless of the order.

The device is now ready for normal operation.

- Note :**
1. If A9 is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
  2. RFU (Reserved for future use) should stay "0" during MRS cycle.

**BURST SEQUENCE (BURST LENGTH = 4)**

Initial Address		Sequential				Interleave			
A1	A0								
0	0	0	1	2	3	0	1	2	3
0	1	1	2	3	0	1	0	3	2
1	0	2	3	0	1	2	3	0	1
1	1	3	0	1	2	3	2	1	0

**BURST SEQUENCE (BURST LENGTH = 8)**

Initial Address			Sequential								Interleave							
A2	A1	A0																
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0